Z-80 MICROCOMPUTER DESIGN PROJECTS

Z-80 Microcomputer Design Projects

by William Barden, Jr.

Copyright © 1980 by William Barden, Jr.

FIRST EDITION SECOND PRINTING-1980

All rights reserved. No part of this book shall be reproduced, stored in a retrieval system, or transmitted by any means, electronic, mechanical, photocopying, recording, or otherwise, without written permission from the publisher. No patent liability is assumed with respect to the use of the information contained herein. While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions. Neither is any liability assumed for damages resulting from the use of the information contained herein.

International Standard Book Number: 0-672-21682-5 Library of Congress Catalog Card Number: 80-50046

Preface

This book is dedicated to one proposition—that it is relatively easy to use today's *microprocessors*, "computers on a chip," to perform a variety of sophisticated tasks. The digital computer has made the transition from paraphernalia that required government funding to build and use, to a circuit component that is used in hundreds of applications. Microprocessor chips are "designed into" mixers, radio tuners, microwave ovens, and many other devices.

The microprocessor has become a standard engineering building block, just as vacuum tubes and flip-flops were standard components several years ago. The appeal of a microprocessor over discrete logic is that a microprocessor does not have to be dedicated to performing a single defined task. Because a microprocessor is a computer, by its very nature it is a general-purpose device. The same circuitry may be programmed to perform any number of functions. Rather than designing a dozen separate circuits to perform a dozen separate functions, the computer program may simply be changed to perform each function.

This book, Z-80 Microcomputer Design Projects, may be used by the electronics enthusiast who has a background in electronics other than microprocessors as a training course in microprocessor fundamentals. It may be used by the interested nontechnician to let him or her see how easy it really is to construct a complete microcomputer. It may be used by the hobbyist who wants to use a microcomputer primarily for the application or end result.

This book provides a step-by-step guide in building a complete microcomputer, the EZ-80, and for implementing a number of different applications. Although some kit-building experience may be of help, every attempt has been made to provide a trouble-free guide to construction even for the neophyte. The applications range from a music synthesizer that will play one-voice musical scores with special effects, to a Morse code generator that generates code for practice or transmission, to a telephone dialer, to a timer that times external events over 100 days. Each application is fully documented in detail. For those readers who are interested in implementing their own unique applications, this book provides the ground work in programming methods so that they may create their own programmed "applications packages" using the *input* and *output* lines of the microcomputer to talk to the external world.

The EZ-80 Microcomputer is built around the popular Z-80 microprocessor chip. The Z-80 microprocessor is a complete computer on a chip. It has a repertoire of hundreds of instructions and operates at speeds of up to hundreds of thousands of operations per second.

In addition to the Z-80, about 12 other semiconductor devices are used. Some of these are memory, others enable the Z-80 to *interface* to the outside world, and others perform clocking and control functions. The complete set of parts to build the EZ-80 may be purchased for about \$50—inexpensive indeed for the processing power that is available. Two methods of construction are possible.

The microcomputer may be wire-wrapped using simple techniques and tools. Alternatively, plans are provided for a printed-circuit board construction for those readers who have the wherewithal to produce printed circuits. Total construction time using wire-wrapping is approximately 20 hours.

The book is divided into three sections. Section 1 covers the hardware and software basics of the Z-80 microprocessor. Since the microcomputer is built around the Z-80, discussion of the hardware signals and operation of the microprocessor are essential to a complete understanding of the *microcomputer*. Similarly, the programs presented in the book all use the built-in instruction set of the Z-80, and a discussion of basic Z-80 instructions is helpful in understanding operation of the microcomputer programs for the application.

Section 2 describes the EZ-80 microcomputer built from the Z-80. The relationship of the Z-80 to other system components, such as memory, peripheral interface, and clock, is explored. Complete construction details on the EZ-80 are presented in this section. If you choose to program or "burn in" an applications program in the EPROM (Erasable Programmable Read-Only Memory) chip, you may do so by constructing the simple auxiliary EPROM programmer described in this section (or you may choose one of several other alternatives). A diagnostic program and step-by-step troubleshooting procedures are also provided in this section. These help in checkout of the EZ-80 after construction has been completed, and verify that the EZ-80 is working properly.

Section 3 describes the applications that may be implemented with the EZ-80. A Morse Code Generator is described that will generate random code characters for code practice, and a Morse Code Sender that will send predefined messages is also discussed. Speed may be varied as desired. A Music Synthesizer is defined that will play prerecorded or user-defined scores. The envelope of the notes may be shaped to create special effects. A Timer with presets is described that enables six outputs with programmable times from seconds to days. Two security applications, a Burglar Alarm and Combination Lock, are described. The Burglar Alarm monitors five inputs for switch closures and provides an audio alarm and visual report. The Combination Lock provides a virtually unbreakable combination that may be used to open doors or for control functions. A Frequency Counter/Tachometer application describes a general counter that counts at rates of less than one event per second to tens of thousands of events per second. A Telephone Dialer application provides automatic dialing of a number of commonly used telephone numbers. A Microcomputer Educator program permits the user to construct his or her own assembly-language program to learn the basics of this type of programming.

All of the applications presented in Section 3 are described in detail with complete applications programs that are ready to be used. Section 3 also describes how the user may implement other EZ-80 control projects, perform distributed processing and implement intelligent controllers using the EZ-80. A complete set of appendices provides information on binary and hexadecimal number systems and the Z-80 instruction set.

The projects in this book are really a starting point in two senses. Firstly, they will convince the reader that it is possible to use a microprocessor in place of a great deal of other electronic circuitry and to have as a result a much more adaptable piece of equipment. Secondly, they may give the reader the initiative to implement his or her own projects, using the EZ-80 as a high-speed computer communicating with the external world.

Special thanks are due John Albu for his pc board artwork.

Contents

Section 1

EZ-80 Theory

CHAPTER 1

EZ-80 COMPONENT PARTS	11
CHAPTER 2	
THE CPU SECTION	19
CHAPTER 3	
THE MEMORY SECTION	28
CHAPTER 4	
THE I/O SECTION	34
CHAPTER 5	
Z-80 Assembly Language Instruction Types	41
CHAPTER 6	
Z-80 ASSEMBLY LANGUAGE—ADDRESSING AND FORMATS	50

Addressing—Register Indirect Addressing—Extended Addressing—Page 0 Addressing—Relative Addressing—Indexed Addressing—Bit Addressing—Using the Z-80 Instruction Set—Problem—Assembling the Program

Section 2

EZ-80 Construction

CHAPTER 7

Construction of the EZ-80	61
CHAPTER 8	
PROCRAMMING THE EPROMS	80
CHAPTER 9	
A DIAGNOSTIC PROGRAM FOR THE EZ-80	91
Section 3	
EZ-80 Projects	
CHAPTER 10	
EZ-80 APPLICATIONS PROCRAMS	109
CHAPTER 11	
MICROCOMPUTER EDUCATOR	126

CHAPTER 12

COMBINATION LOCK	•	•	. 131	
CHAPTER 13				
BURGLAR ALARM	•	•	. 135	•
CHAPTER 14				
MORSE CODE GENERATOR	•	•	. 139)
CHAPTER 15				
MORSE CODE SENDER		•	. 146	}
CHAPTER 16				
TELEPHONE DIALER			. 159	2
CHAPTER 17				
FREQUENCY COUNTER/TACHOMETER		•	. 158	3
CHAPTER 18				
TIMER	•	•	. 16	3
CHAPTER 19				
MUSIC SYNTHESIZER	. •	•	. 16	9
CHAPTER 20				
BLUE SKY PROJECTS	Con	ıtroll	. 18 er	2

Appendices

APPENDIX A

BINARY OPERATIONS	• . • •		•		• *				•		. :	189
	APPEN	DIX I	В									
HEXADECIMAL OPERATIONS .	• • •			•		• .			•	•		191
	APPEN	DIX (C									
Conversion Tables for Decima	ı 0-255		•	•	•		•	•	•		.]	193
	APPEN	DIX [)									
Z-80 Instruction Set	• • •	·. ·	•							•	. 1	95
	APPEN	DIX E	•									
Z-80 OPERATION CODE LISTINGS	• •	•	•	•	•.		•			•	. 1	197
	APPEN	DIX F	:									
EZ-80 PC BOARD LAYOURS	• •			•	• ,		•	•	• .	•	. 2	02
Index											. 2	07

SECTION 1

EZ-80 Theory

CHAPTER 1

EZ-80 Component Parts

This chapter discusses the general theory behind the EZ-80. Rather than discussing abstract computer design theory, we are going to rush into the general approach used on the EZ-80. The EZ-80 design is very similar in concept to most other *microcomputers* and *minicomputers* (and even much larger computers) and we will not lose any background in computer theory by this approach. As a matter of fact, since this is a concrete example of a working computer, the reader will have a sound basis in computer fundamentals if he or she studies the EZ-80 theory in the following chapters.

Suppose that you don't want to get into the nuts and bolts of computer theory as used for the EZ-80. That's fine. You may bypass these chapters and go directly into the construction of the EZ-80 and the specific projects in which you are interested. You may wish to come back to the theory after you have a working microcomputer. If your interests are in programming, another possible approach is to scan the theory chapter, construct the EZ-80, and then use the applications programs presented here or design your own.

Still another alternative is possible. Suppose you do not even want to build the EZ-80. The author's feelings will not be hurt if you wish to use the book as a reference text on simple microcomputers. The techniques presented here are adaptable to any microcomputer, and you may wish to design your own with some reference to this book.

This section, EZ-80 Theory, describes the general theory of the EZ-80. An overall picture is first presented, and the EZ-80 is broken down into component parts of central processing unit (cpu), memory, input/output (i/o), and software. Each of these components is then studied in some detail, as it relates to the EZ-80. Finally, in the last chapter of this section, the component parts are studied together as a package—the EZ-80.

EZ-80 CPU

The EZ-80 system in block diagram form is shown in Fig. 1-1. The *cpu*, or *c*entral *p*rocessing *u*nit, is the main controlling component of the system. Its functions are:

- To fetch and execute instructions from memory
- To store and retrieve data from memory
- To store and retrieve data from the input/output section
- To oversee all system functions

The cpu used in the EZ-80 is a microprocessor called the Z-80. The Z stands for Zilog, the original manufacturer of the Z-80 (several companies now manufacture it). The 80 has no particular significance, except that the microprocessor is an 8-bit microprocessor and supersedes another microprocessor, the Intel 8080.

The physical appearance of the Z-80 in the EZ-80 is shown in Fig. 1-2. As you can see, it is basically a 40-pin (40 legs, 20 per side) semiconductor integrated circuit. It is about 2 inches long by ½ inch wide.

Packed within that 1 square inch are tens of thousands of transistors that connect to implement a fully functional digital computer roughly comparable to the cpu of a small IBM computer of several years ago! The Z-80 can add hundreds of thousands of numbers per second and, by executing a variety of different types of instructions, can perform virtually any data processing task.

The instruction set of the cpu consists of about 200 different instruction types. Typical instructions are instructions to add two numbers, to subtract two numbers, to store a number in memory, or to retrieve a number from the outside world via input/output. The instructions are generic in nature so that many




Fig. 1-1. EZ-80 system block diagram.

different applications may be built up from a sequence of hundreds of instructions called *programs*.

The cpu operates at a constant rate called the *clock* frequency. Every action within the cpu is broken down into increments of this clock frequency. The




Fig. 1-2. Board with Z-80 microprocessor chip.

Z-80 microprocessor is capable of operating at clock frequencies of up to 4 million cycles per second. The clock frequency chosen for the EZ-80 is 1 million cycles per second to utilize a less expensive version of the Z-80 and to provide a good design safety margin. The block called "clock" (Fig. 1-1) is the circuitry that generates the 1 million cycles per second, or 1 megahertz (abbreviated 1 MHz), clock frequency. One megahertz simply means one million (mega) cycles per second (hertz).

The *period* of the clock frequency is 1 microsecond $(1 \mu s)$, or 1 millionth of a second (micro = millionth). Every action taken in the cpu occurs in increments of half the period. Each instruction that the cpu *executes* varies from 4 clock periods to over 20 clock periods, so the reader can see that instructions may be anywhere from 4 microseconds to over 20 microseconds long.

The NMI interrupt block is used to signal the cpu that another 1/100 of a second in the real world has passed. The clock (1 megahertz) and interrupt are separate functions. This 1/100 second, or 10/1000

second, or 10-millisecond (10-ms) interrupt (milli = 1/1000) is used by the EZ-80 to keep track of time, as many program functions, such as using the EZ-80 as a timer, must have some provision for handling real-time. The 1-megahertz cpu clock cannot be used for this function because the cpu cannot reasonably keep track of how many clock cycles have elapsed.

EZ-80 MEMORY

The memory block of Fig. 1-1 is another major system component. Every computer has a memory to store programs and data. Programs are a sequence of instructions to be performed. Each instruction is coded as a unique numeric value. For example, an instruction that adds two numbers in the cpu is a 128, while an instruction that tests whether one number is larger than another is 184. Instructions are built up with a number of these numeric values ranging from one value (such as the 184) to four values, such as 221, 54, 0, 23, which transfers a value of 23 to a memory location. Every value in an instruction is some number from 0 to 255. We will see why this is true shortly.

Data is also stored in memory and, on a transient basis, in the cpu. "Data" is a generic term that describes a variety of information types. If the data is a telephone number such as 555-7004, for example, the data may be broken up into seven pieces and stored in seven locations in memory, each representing one digit (the dash is not stored in this example, but it could have been). If the data is an employee number of an Al-Joe-Eddie's Pizzeria employee, a small operation, the data might consist of one location in memory, as the employee number will never exceed 255. Data, in short, can be anything that can be broken down into digital form, and just about everything can.

Why is the range of numbers from 0 to 255 important? All instructions and data are stored in segments called *bytes*. A byte is a collection of eight *bits*. Bit is a contraction of the term binary digit. The EZ-80 is a digital computer. All data and instructions are in binary digital form in the EZ-80, as they are in all digital computers.

BINARY NOTATION

Binary numbers are made up of combinations of two digits: 0 and 1. One (1) represents an on condition, while zero (0) represents an off condition. Think of a room light switch as a binary device as it turns the light on (1) or off (0).

In our decimal notation system, a number represents powers of 10 as in the example in Fig. 1-3. Note




Fig. 1-3. Decimal number notation of 1234.




Fig. 1-4. Binary number notation for decimal 221.

that any number to the zero power is always 1. Just as our decimal system uses positional notation to represent powers of 10, the binary system uses positional notation to represent powers of 2. The binary number 11011101, for example, translates to the decimal number 221 as shown in Fig. 1-4.

The binary number above is made up of eight bits (binary digits) and represents the decimal equivalent, 221. In the EZ-80 and in many digital computers, each memory location holds one 8-bit number, or one byte. Each bit of the byte is held as an electrical condition of on or off, similar to the on/off condition of a switch. What is the maximum number that can be held in one byte? That number is the binary value 11111111, which represents the value shown in Fig. 1-5. Hence, there is the limitation on the values that we spoke of earlier. The range of values that can be held in 8 bits, or one byte, is 0 through 255 (00000000 to 11111111). Note that this does not mean that we cannot work with values larger than 255. It simply means that all data and instructions are broken up into 8-bit chunks.

To get back to the memory of the EZ-80, the EZ-80 memory is made up of two chips, each slightly smaller than the Z-80 microprocessor. The memory chips are much less complicated than the Z-80 in that they have only two functions: storage and retrieval of data. One of the chips is a 2758 EPROM (Erasable Programmable Read-Only Memory) while the other is 6810 RAM (Random Access Memory). The number assignments are not significant, but reflect the manufacturer's designation.




Fig. 1-5. Binary numbers in bytes.

EPROM MEMORY

The 2758 EPROM architecture is shown in Fig. 1-6. It is made up of 1024 memory locations, each 8 bits or one byte wide. The 2758 is sometimes designated a 1K×8 memory chip, where K stands for 1024 and 8 stands for 8 bits per location. Within the 1024 (2¹⁰) locations, instructions or data for the cpu may be stored.

In the EZ-80 the EPROM locations are numbered 0 through 1023, for a total of 1024, counting 0. The cpu retrieves data a byte at a time from the EPROM by sending out an address over 16 address lines. The address is a collection of 16 bits, one for each address line. To retrieve the data stored in EPROM location 100, for example, the cpu puts the value of 100 on the 16 address lines, as shown in Fig. 1-7. As the maximum location in the EPROM is location 1023, the




Fig. 1-6. EPROM architecture.




Fig. 1-7. EPROM operation.

cpu will never address the EPROM with a binary value greater than 0000 0011 1111 1111.

At about the same instant that the cpu puts the EPROM address on the 16 address lines, it reads in the data from 8 data lines that connect to the memory. The data lines hold the 8 bits of data from the EPROM memory location that was addressed. In the course of executing a program the EPROM is addressed for new data and instructions hundreds of thousands of times per second. In the EZ-80 system the EPROM memory holds both the computer program broken up into 8-bit bytes and also some constant data. An example of the latter would be a constant value of 116, recorded in EPROM as a binary value of 0111 0100. In future references to data, we may mean either instructions or data, as they amount to the same thing. We will differentiate between instructions and data only when we mean one or the other.

The EPROM is a read-only memory. That means that data can be read out from the memory, but that nothing can be written to the memory. Since the EPROM is used in the EZ-80 to store programs and constant data (that never change), it is not necessary to write data into the EPROM. The term "EPROM," however, is a misnomer. The EPROM must have been loaded with the program and constant data at some point. That's obvious. The EPROM should really be called a mostly read and seldom write memory. To write data into the EPROM it is necessary to remove the EPROM from the system, erase old data by ex-

posure to ultraviolet light, electrically program the EPROM a location at a time, and then put the EPROM back in the system with the new program and data. As the procedure does not lend itself to writing data tens of thousands of times per second, the EPROM was developed specifically for storing seldom-changing programs and constant data.

RAM MEMORY

The RAM memory used in the EZ-80, however, is a read/write memory. Data can be both written into the RAM and read from the RAM. The number of bytes that the RAM can hold is one-eighth the number of the EPROM, or 128 bytes. This is just an arbitrary size for the RAM which has been dictated by two factors: cost and storage requirements for the EZ-80. The size of RAM might have been much greater. Many microcomputers use up to 65,536 bytes of RAM rather than 128, but 128 bytes of RAM allow a great deal of storage for many applications. The principles of memory/cpu communication also apply to 128 bytes of RAM just as they do in larger configurations.

The 6810 RAM architecture used in the EZ-80 is shown in Fig. 1-8. The addresses of the 128 RAM locations are 2048 through 2175 (binary 0000 1000 0000 0000 through 0000 1000 0111 1111). The cpu addresses RAM by putting a 16-bit address in this range on the address lines and then reading 8 bits of data from the RAM or writing 8 bits of data to the RAM. The read or write function is sent to the RAM via the control lines.

Data is continually being transferred between the cpu and RAM memory. RAM is used to hold temporary results and data that will be used in the applications program. Note that EPROM data is permanent (or at least lasts 30 years or so); RAM data is destroyed once the power to the system is turned off. A term used for this type of storage is volatile mem-




Fig. 1-8. RAM architecture.

ory—it remains only as long as power to the system is on.

EZ-80 INPUT/OUTPUT

Referring back to Fig. 1-1, let's look at another element of a typical microcomputer system. The *input/output* section, or *i/o*, is the system component that allows communication with the outside world. In the EZ-80 the outside world is connected by 24 lines from an 8255 PPI, or programmable peripheral interface chip. The 8255 is the same size as the Z-80 microprocessor chip and between the microprocessor and memory in complexity.

The 24 lines of the PPI represent 24 bits of binary data. There are four groups of the 24 lines in the EZ-80. Eight of the lines go to the LED display. The LED (light emitting diode) display is a common calculator-type display that allows four decimal digits to be displayed. Another 3 lines are input lines that come from the keyboard. The keyboard is similar to a telephone-style push-button keypad. The digits 0 through 9 and two other buttons may be input to the Z-80 via the PPI. Another 5 lines are input lines from the outside world. These may connect to burglar alarm switches, to fire sensors, or to other on/off devices. The remaining 6 lines are output lines that are used to send data from the EZ-80 to the outside world to open doors, send audio signals to a speaker, and so forth.

The PPI is an i/o interface that is addressed similarly to a memory location. The cpu can send one byte of data to the PPI and the PPI will then route it to the appropriate set of lines to display LED data or to signal the outside world. The cpu may also read one byte of data representing the state (0 or 1) of the five input lines or a digit from the keyboard.

EZ-80 SOFTWARE

Another element shown in Fig. 1-1 is the EZ-80 software. The system software depends upon the application. For the applications of this book, from 600 to 1200 bytes of software may be required, representing a complete program. Since the average instruction is about 2 bytes long, the programs in this book consist of about 300 to 600 instructions, all stored in the EPROM. The chief advantage of the EZ-80 over a comparable "hard-wired" piece of equipment is that the latter cannot be changed except by rewiring whereas the EZ-80 may be much more easily changed by rewriting the program. As a consequence the EZ-80 is much more flexible and can be put to a variety of uses. We'll be talking a great deal more about software and programming in later chapters.




Fig. 1-9. EZ-80 logic diagram.




Fig. 1-10. EZ-80 microcomputer board

EZ-80 LOGIC DIAGRAM

Fig. 1-9 is the logic diagram of the complete EZ-80. Each rectangle (sold-line or broken line) represents a semiconductor integrated circuit. The layout of Fig. 1-9 roughly corresponds to the layout in Fig. 1-1. The physical counterpart to Fig. 1-9 is shown in Fig. 1-10, which shows the parts mounted on a board and identifies each semiconductor. The construction of the EZ-80 involves connecting the lines shown in Fig. 1-9. Each line represents a signal from a semiconductor pin. The A9 (Address Line 9) pin of the Z-80, for example, connects from pin 39 of the Z-80 to pin 22 (A9) of the 2758 EPROM. We'll be discussing each of the component parts of the EZ-80 in detail in the chapters of this section.

Let's discuss some of the symbology used in Fig. 1-9. Different symbols shown in Fig. 1-9 represent semiconductors, resistors, capacitors, switches, and, within the semiconductor rectangles, inverters.

As Figs. 1-9 and 1-10 show, there are four sizes of semiconductors in the EZ-80. The Z-80 and PPI are 40-pin devices with 20 pins on each side. The 2758 EPROM and 6810 RAM are 24-pin devices with 12 pins per side. The remaining devices are either 14-pin devices (7 per side) or 16-pin devices (8 per side). Fig. 1-9 shows all pins on the devices, their signal names (within the rectangle), the pin number (outside of the rectangle), and the connections to other components or devices within the system.

The capacitors are discrete components (not semiconductors). The capacitor is a device for storing energy and is used in the clock and interrupt circuits. The symbols for the capacitors are shown in Fig. 1-11A. Physically, they appear as disks or small tubular components as shown in Fig. 1-11B.

Resistors come in two types. A device that holds seven resistors is used to simplify wiring. The appearance of such a resistor pack is similar to a semiconductor chip. Another type is a discrete resistor, which is shown in Fig. 1-12A along with the symbol for the resistor. A resistor is used to limit current. In the EZ-80 it is used primarily as a "pull-up," that is, a connection to a positive voltage. Fig. 1-12B shows a potentiometer, or a variable-resistance resistor.

There is only one set of switches used in the EZ-80 proper (there is a power supply switch)—the switches on the keyboard. The symbol for the switch is shown in Fig. 1-9.

The inverters within some of the broken lines are represented by a triangle with a circle at the apex.






Fig. 1-11. Capacitors used in the EZ-80.





(B) Potentiometer.

Fig. 1-12. Resistors used in the EZ-80.

The only function of an inverter is to invert a binary value from a 1 to a 0 or from a 0 to a 1. This is usually necessary to match the logical requirements of one device to another. For example, the LED display must have a logical 0 on pin 1 for the leftmost digit on the display to light. The inverters within the 7437 package invert the binary 1 which appears on the output of the PPI to a binary 0 to enable the display of a digit in the leftmost position. (Another function of the inverter in this case is to provide higher current than is normally available from the PPI chip.)

The voltage used for the EZ-80 is +5 volts dc. The 5 volts is a common voltage used with MOS (metal-oxide semiconductors—the Z-80 and larger semiconductors) and TTL (transistor-transistor logic—most of the remaining parts). When binary levels are translated into physical voltages, a binary 1 is expressed by +3.0 to +5 volts, while a binary 0 is expressed by about 0 volts. The V_{CC} represents the +5 volts and the GND or $\frac{1}{7}$ symbol represents the ground line of the +5-volt power supply.

In the following chapters of this section we'll be looking in detail at the cpu, memory and i/o sections of the EZ-80, using this introductory chapter as a basis.

CHAPTER 2

The CPU Section

The cpu section of the EZ-80 is discussed in detail in this chapter. The basis of the cpu is the Zilog Z-80 microprocessor, an 8-bit microprocessor that has become extremely popular for all types of designs incorporating a general-purpose microprocessor. The Z-80 requires a minimum of support circuitry, that is, a working microcomputer can be implemented using just a few additional components with the Z-80. In this chapter we'll discuss the internal structure of the Z-80, the pinouts or signals going into or originating from the Z-80, and the processing cycles of the Z-80. In other chapters in this section we'll see how memory, i/o, and software relate to the Z-80.

GENERAL CHARACTERISTICS OF THE Z-80

The Z-80 is a "third-generation" microprocessor. Its grandfather was the Intel 8008 and its father was the Intel 8080. The built-in instruction set of the Z-80 contains instructions that were used in the 8008 and 8080, and the internal layout, or architecture, of the Z-80 is built along the same lines as the 8008 and 8080.

The instruction set of the 8008 is 58 instructions and the instruction set of the 8080 is 78 instructions. The Z-80 includes all of the 78 instructions of the 8080 and adds quite a few more to provide about 158 total instruction types. In addition, the speed at which instructions can be executed is about twice as fast on the Z-80 than in the 8080, and an order of magnitude faster than the 8008. In addition, the Z-80 requires far fewer support chips than either the 8080 or 8008. Both the 8008 and 8080 required quite a few chips (8-12) just to generate a clock signal, to decode the signals originating from the microprocessor, and to drive other parts of the system.

ARCHITECTURE OF THE Z-80

Let's take a look at the internal architecture of the Z-80 in light of its predecessors. The most elemental

part of the Z-80 and any other microprocessor as far as data handling is concerned is a *register*. In this case the register is termed *cpu register* since it is in the microprocessor. A register is simply a storage cell or memory location in the cpu. Like other memory locations in many microcomputer systems, it is 8 bits wide, that is, it can hold 8 bits of data as shown in Fig. 2-1.

The main register for data handling in the Z-80 is the A register. The A register's name is derived from the term accumulator register. It is the register in many systems that accumulates the results of adds, subtracts, and other operations. If two operands are added in the Z-80, for example, one of the operands is held in the A register, the operands are added, and result of the add is put back in the A register. As the A register is 8 bits wide, the operands must be decimal 0 to 255 and the result must be 0 to 255. Adds of larger numbers are performed by other methods which we'll discuss later. Almost all arithmetic operations are performed by use of the A register, however. The A register is shown in Fig. 2-2.

One of the chief functions of the Z-80 cpu and of any microprocessor is to perform arithmetic operations, that is, adds or subtracts. The portion of the Z-80 that implements this is called the arithmetic and logic unit, or alu. One of the inputs to the alu is the A register, as shown in Fig. 2-3. The second input to the alu is an 8-bit operand from a memory location or from another cpu general-purpose register. The output of the alu generally goes to the A register, destroying the previous contents of the A register. Suppose that the A register contained decimal 53 and that a memory location used as the second operand contained decimal 27. An ADD instruction that added the contents of the A register and the memory location would add 53 (A register) and 27 (the location in external memory), and the result of 80 would be put back into the A register, replacing the 53. The alu can perform adds, subtracts, logical operations such




Fig. 2-1. Registers of the cpu.

as ANDS and ORS, shifts—such as moving the contents of a register one bit to the right—and other operations. We'll discuss these in later chapters.

While the Z-80 A register is generally dedicated to being used for arithmetic operations and other functions, the Z-80 contains other general-purpose registers. For reasons which may become obvious, six of these are designated B, C, D, E, H, and L. They are shown in Fig. 2-4. Each of them is 8 bits wide, as is the A register, so they can hold binary values of 0000 0000 (0) to 1111 1111 (255). These generalpurpose registers are used to hold intermediate results or for temporary storage. For example, the result of an ADD could be moved from the A register to the D register by the Z-80 instruction LD D,A, Load D with A. In general, these registers are continually being used in programs to hold intermediate results. Why not use external memory for this purpose? The cpu registers can be accessed much more rapidly and simply than an external memory location. (It takes over three times as long to store the A register into a given external memory location than into the B register-for example, 13 microseconds versus 4 microseconds in the EZ-80.)

As the reader can see from Fig. 2-4, we have grouped the seven registers in the Z-80 in sets of two. Register B is associated with C, D with E, and H with L. The registers taken two at a time constitute register pairs of BC, DE, and HL. Certain instructions in the Z-80 allow the registers to be treated this way. When register pairs are used in this fashion, they are really a single 16-bit register rather than two separate 8-bit registers. The HL register pair, for example, now looks like the register shown in Fig. 2-5, a 16-bit




Fig. 2-2. Representation of the A register.




Fig. 2-3. Arithmetic and logical operations.




Fig. 2-4. General-purpose registers.

register with bit positions numbered from 15 to 0, left to right. When registers are used in this manner, they can hold 16 bits of information, allowing arithmetic operations of 16 bits at a time. An operand in the BC register pair can be added to an operand in the HL register pair through the alu, for example. The result is put into the HL register pair. Sixteen-bit adds and subtracts use the HL register pair in a manner analogous to the A register. It is the "16-bit accumulator" that holds one of the operands before the add or subtract and the result after the operation. Fig. 2-5 shows the 8- and 16-bit arrangement of the general-purpose registers in the Z-80.

There is an eighth register in the cpu that fills the vacant space for the register associated with the A




Fig. 2-5. Register pairs.

gister. This is the flags register, or F. The flags are bit cells within the Z-80 cpu that contain informam about the results of operations. Adding two operads, for example, sets the Z(ero) flag if the result the add is zero, and sets the S(ign) flag if the sult is a negative number. The flags are grouped as e F register and make up the second register of the F register pair, as shown in Fig. 2-6. The flags can tested by certain instructions within the program ch as JP M,1234, which causes a jump to location 34 if the result is minus, or negative. In general, the 195 are set by the alu and are shown as being assoated with it.

The register pairs BC, DE, and HL are not only ed to hold 16-bit data for arithmetic operations. he original use of the HL register pair in the 8008 as to act as a *pointer* to an external memory location. he H(igh) register contained the 8 high-order bits the memory address, while the L(ow) register conined the 8 low-order bits of the memory address. his use is carried over into the Z-80. In the EZ-80, r example, the HL register pair can be loaded with e value of decimal 1023 (0000 0011 1111 1111) and 1 instruction such as LD A,(HL) executed. In this cample the A register would be loaded with the bit value from memory location 1023. The HL regter pair would have been used as a pointer to the emory location for the load operation. Although L was the original register pair used for this type addressing, instructions to use BC and DE were lded in the 8080 and Z-80. Use of register pairs in




Fig. 2-6. Flag register and general-purpose registers.

addressing will be covered in the software chapter of this section.

Actually, we haven't been quite complete in discussing the general registers in the cpu. The registers we've been discussing consist of eight general-purpose registers including the flags, as shown in Fig. 2-6. There is really a *duplicate* set of these registers, designated the primed (') set, as shown in Fig. 2-7. However, only eight of the sixteen can be used at any given time. The choice between one or the other is made by two Z-80 instructions that select either AF or AF', and B through L or B' through L'. At any given time, then, the program has only eight of the sixteen available although the other set can be selected in a few millionths of a second. Why have two sets? For one thing, extra storage capability in the cpu is sometimes required. Since the second set can be switched to rapidly, a second reason is that two sets make interrupt handling more efficient. We'll cover the second reason later in this book.

In addition to the sixteen general-purpose registers, the Z-80 cpu has six other registers that are available to the EZ-80 user through programming (see Fig. 2-8). Two of these are 16-bit index registers designated IX and IY. The index registers were not in the 8080 and have been added in the Z-80 to enable a type of addressing capability called *indexing*. Indexing allows the IX or IY register to be used as a type of indirect pointer similar to the HL or other register. We'll discuss indexing in the software chapter of this section.

The I and R registers are two special-purpose registers used for interrupts and memory refresh logic. The I register is used to allow up to 128 different interrupts to signal external conditions such as "keyboard character typed," "out of paper," or "house burning down." We will be using only one type of




Fig. 2-7. Primed and unprimed registers.




Fig. 2-8. Complete Z-80 register set.

interrupt, the non-maskable interrupt, for the EZ-80 so the I register will not be used in our design. The NMI (non-maskable interrupt) is discussed later in this section.

The R register is likewise not used for the EZ-80. The R(efresh) register is an 8-bit register that is used to provide a refresh address for a type of microcomputer memory called "dynamic" memory. As the memory used in the EZ-80 is "static" memory and does not need to be continually refreshed (or have data restored), the R register will not be discussed.

The remaining two registers used in the EZ-80 are the PC (Program Counter) and the SP (Stack Pointer). Both of these relate to external memory. The program counter is a 16-bit register that points to the current instruction that is being executed. A program in the EZ-80 and any other computer is a string of instructions in the memory. In the Z-80 the length of each instruction is from one to four bytes. Let's look at a typical program to see how the PC in the Z-80 operates.

Fig. 2-9 shows a portion of a program in memory consisting of three instructions. The first loads the B register with 15 decimal (LD B,15). The next loads the A register with the contents of memory location 2048 decimal [LD A,(2048)]. The next adds the A and B registers (ADD A,B). The length of each instruction and its memory location are given on the

MEMORY			
LOCATION	LENGTH	PROGRAM	
512, 513	2	LD B.15	;15 TO B REGISTER
514, 515, 516	3	LD A,(2048)	GET LOCATION 2048
517	1	ADD A,B	
518		(OTHER INSTRUCTIONS)	

Fig. 2-9. Program counter use.

left side of the figure. The execution of these three instructions proceeds as follows:

- 1. PC initially set to 512 decimal.
- 2. First byte of LD B,15 instruction is loaded into cpu.
- 3. PC increments to 513.
- 4. Cpu recognizes that this is an LD B type instruction and knows that it must read in the contents of location 513.
- 5. Cpu reads in second byte of LD B,15 instruction.
- 6. PC incremented to 514.
- 7. Cpu executes LD B,15 by loading B register with 15.
- 8. First byte of LD A,(2048) instruction is loaded into cpu.
- 9. PC is incremented to 515.
- 10. Cpu recognizes that this is an LD A type instruction that will load from a memory location.
- 11. Cpu reads in next byte (first half of memory location).
- 12. PC is incremented to 516.
- 13. Cpu reads in next byte (second half of memory location).
- 14. PC is incremented to 517.
- 15. Cpu executes LD A,(2048) by reading contents of memory location 2048 and putting it into A register.
- 16. Cpu reads in first byte of ADD A,B instruction.
- 17. PC is incremented to 518.
- 18. Cpu recognizes that this is ADD A,B instruction and executes the instruction by adding contents of A register with contents of B register and putting result in the A register.

Notice that the PC is used to point to the next byte of each instruction. The cpu knows how long each instruction is by the first byte of the instruction. If the instruction is more than one byte long, additional reads of memory locations are made until the entire instruction is assembled in the cpu. This preliminary

tching of the bytes of the instruction is the fetch cle. Once the instruction is assembled in the cpu, e cpu executes the instruction by performing the oper operation. In some cases this can be done with dy data in the cpu (ADD A,B), while in other cases ditional data must be retrieved from other memory cations unrelated to the current location of the in-uction.

The PC is incremented by one for each new byte the instruction read, but remains unaffected for her data read from memory during the execution rtion of an instruction. The PC is exactly what the me implies; it points to or counts the location of e next instruction.

The program normally proceeds one instruction ter another in sequence as in Fig. 2-9. However, e sequence of instructions can be altered from one struction after another to a new path by a jump struction. A jump instruction transfers control to a w set of instructions somewhere in memory. If the at instruction after the ones in Fig. 2-9 was a JP 6, the PC would be loaded with the value of 636, d the instructions starting at memory location 636 puld be executed. In this way, a program may have erally thousands of paths, or branches, even in a ogram as short as 500 instructions. The program th is altered by jumps based on conditions such as ro result, minus, or equality or simply on uncondi-




Fig. 2-10. Use of stack.

tional jumps that always cause a jump to a new location.

The SP (Stack Pointer) is another 16-bit register associated with memory. Whereas the PC always points to the location of the next byte of the current instruction, the SP points to the next stack location. The stack is an area of memory reserved for storage of certain types of data. The data may be stored in the stack in lieu of storing it in cpu registers or in another part of memory. Most significantly, the stack is used to save addresses for certain types of jump instructions.

When a "JP 636" is executed, the PC is loaded with 636 to start execution at memory location 636. The location of the instruction after the jump is not saved. The program does not know from which point the jump was made if location 636 is entered from several different points. However, executing a "CALL 636" does save the address after the CALL so that a return could be made at some later point as shown in Fig. 2-10. The return address is automatically saved in the stack area when the CALL is executed, and a subsequent RET(urn) instruction will retrieve the return address, load it into the PC, and cause a return to the next instruction after the CALL. We will learn more about the use of the stack for CALLs, temporary storage, and interrupts in a later chapter.

As both the PC and SP are 16 bits, along with the other register pairs and index registers used for addressing memory, the maximum memory address can be 1111 1111 1111 1111, or 65,535 decimal. Because of this 16-bit limitation, the maximum amount of external memory in any Z-80 system (without special banking schemes) can be 65,536 bytes (0-65,535).

In addition to the cpu registers discussed above, there are many other "invisible" registers used for holding the instruction to be decoded, holding the memory address for instruction execution, and other functions. As we're not concerned with how the instruction set is implemented in the Z-80 as much as how the Z-80 interacts with memory, i/o, and the rest of the system, we will not be discussing the remaining Z-80 registers.

Z-80 INPUT AND OUTPUT SIGNALS

Now that we've seen some of the internal architecture of the Z-80 as it relates to the external memory and i/o, let's talk about the electrical inputs and outputs of the Z-80 microprocessor. Fig. 2-11 shows the Z-80 as it is connected in the EZ-80.

The power supply inputs to the Z-80 are +5 volts dc and ground (pins 11 and 29 respectively). All signal inputs and outputs are TTL compatible, which




Fig. 2-11. The Z-80 IC in the EZ-80 system.

means that a logic 0 is approximately 0 volts and a logic 1 is 3.0 to 5 volts. The exception to this is the *clock input* at pin 6 which must be "pulled-up" by a 330-ohm resistor as shown.

The clock input is a simple square-wave input that appears as shown in Fig. 2-12. The frequency of the square wave is 1 megahertz (one million cycles per second) in the implementation of the EZ-80. This frequency was chosen for convenience and to give enough tolerance for the type of clock circuit chosen. The clock circuit shown in the figure is a multivibrator circuit contained in one-half of an MC4024 integrated circuit. This chip produces a square-wave output dependent upon the value of the capacitor and resistor attached to pins 3 and 4 of the chip. The value shown generates approximately 1 MHz. The output at pin 6 is buffered by an inverter (74LS05) which is an "open-collector" type that allows the square wave to approach 5 volts instead of a somewhat lower voltage.




Fig. 2-12. Cpu clock.

he 0- to 5-volt swing fulfills the requirements of the -80 clock specification.

Every instruction executed within the Z-80 is dided up into T cycles, which are essentially clock veles. Each T cycle is 1 microsecond (1 millionth a second) long. The number of T cycles within an struction varies from 4 to 23, making the execution me of instructions from 4 to 23 microseconds.

There are two main buses originating from the -80: the data bus and the address bus. A bus is mply a collection of lines. The data bus lines are 7 through D0, with D7 the most significant (highest inary weight of 128). All data that passes between 12 cpu and memory, and between the cpu and i/o, transferred along the data bus. This includes all ytes read from memory for instructions, all operands 12 tare transferred between cpu and memory, and 1 data that goes to or comes from external i/o. The

bits or one byte at a time.

The address bus is the second bus originating from the Z-80. It is made up of 16 lines, A15 through A0, ith A15 the most significant. The address bus is used address memory for fetches of instruction bytes and operand data.

ata bus is byte-oriented, and all data is transferred

Let's see how a typical instruction is executed. The struction LD A,(1024) loads the cpu A register ith the contents of memory location 1024 (see Fig. 13). The sequence is something like the following: 1. FETCH:

- (a) PC contents of 511 put on address bus.
- (b) Contents of memory location 511 transferred from memory along data bus to cpu.
- (c) PC is incremented by 1.

(d) Cpu decodes the instruction as a "LD A, with memory location" type and knows it must fetch two more bytes for the memory address.

25

- (e) PC contents of 512 put on address bus.
- (f) Contents of memory location 512 transferred from memory along data bus to cpu.
- (g) PC is incremented by 1.
- (h) PC contents of 513 put on address bus.
- (i) Contents of memory location 513 transferred from memory along data bus to cpu.
- (j) PC is incremented by 1.

2. EXECUTION:

- (a) Cpu now has address for load (1024).
- (b) Address of 1024 put on address bus.
- (c) Contents of memory location 1024 transferred from memory along data bus to cpu register A.

3. FETCH:

(a) Next instruction fetched.

The address bus was used to hold both the address of the instruction being executed and the memory location to be loaded into the A register. The data bus transferred both the three bytes of the LD A,(1024) instruction and one byte of data from location 1024. During the fetch cycle the instruction bytes were transferred, while the operand byte was transferred during the execution cycle. Fetch and execution of all instructions proceeds in this fashion.

.

Associated with the read of memory data was a signal, \overline{RD} . \overline{RD} serves to let the memory know whether data is to be read from or written to memory. In this case all memory accesses were read. The bar

Lν	M,(1024)	IMPLIANTEN

ADDRESS BUS	ADDRESS 511	ADDRESS 512	ADDRESS 513	ADDRESS 1024	(NEXT INSTRUCTION)
DATA BUS	CONTENTS OF 511 TO CPU	CONTENTS OF 512 TO CPU	CONTENTS OF 513 TO CPU	CONTENTS OF 1024 TO CPU	(NEXT INSTRUCTION)
CPU ACTION	DECODES FIRST BYTE AS "LD A" INSTRUCTION	SAVES SECOND BYTE	NOW HAS 2ND, 3RD BYTES = 1024	READS CONTENTS OF LOCATION 1024 TO A REGISTER	(NEXT Instruction)
	-	FETCH		EXECUTION	FETCH ──►

Fig. 2-13. Typical instruction implementation.

above the "RD" signifies that the signal is logically false when the condition is met. When signal \overline{RD} is a zero (0 volts), then, a read is indicated.

Another signal, MREQ, stands for memory request. It is a zero only when a memory read or write is being performed. MREQ is active (0), then, four times in the above example—three times to fetch the LD A,(1024) bytes, and once to transfer the contents of memory location 1024.

The WR signal is active (0) when a write is being done to a memory location. Execution of LD (1024), A writes the contents of the cpu A register to memory location 1024 and WR (and MREQ) is active during the write.

The last control signal associated with memory and i/o is $\overline{\text{IORQ}}$. $\overline{\text{IORQ}}$ stands for I/O Request and is used to signal external i/o logic that an i/o operation is being performed. In the case of the EZ-80 the i/o operation will transfer data between a cpu register and the 8255 programmable peripheral interface. $\overline{\text{IORQ}}$ is active (0) only when an i/o instruction is executed. When an RD (ReaD) instruction is performed, 8 bits of data are read from the PPI into the cpu A register and $\overline{\text{IORQ}}$ is active. The PPI also uses address lines A0 and A1 and transfers data over the data bus D7-D0. When a WR (WRite) instruction is performed, 8 bits of data are transferred from the cpu A register to the PPI. We'll discuss i/o in detail in the i/o chapter of this section.

Reading and writing to memory and i/o from the cpu, then, is handled by putting the address on the address bus A15–A0, activating the proper control signals of $\overline{\text{RD}}$ or $\overline{\text{WR}}$ and $\overline{\text{IORQ}}$ or $\overline{\text{MREQ}}$, and transferring the data along address bus D7–D0.

The Z-80 signals include other ones which are not




Fig. 2-14. Cpu reset operation.

used in the EZ-80. RFSH indicates that the refresh register R address is available on the address lines. As we do not have dynamic memories in the EZ-80, this signal is not required. MI indicates that a fetch cycle of an instruction is being executed in the cpu. This signal is not required in a small configuration. BUSRQ and BUSAK (Bus Request and Bus Acknowledge) are used to implement transfer of data between i/o devices and memory without going through the cpu, in a direct-memory-access (dma) scheme. This is useful for large-scale systems and high-speed i/o devices. HALT indicates that a halt instruction has occurred. A halt instruction may be used for interrupts, but we will not use it in the EZ-80. WAIT is an input that allows the Z-80 to be used with memories (or i/o devices) that operate much more slowly than the cpu speeds. The EZ-80 matches the memory to cpu clock rates to make this unnecessary. INT (Interrupt) is an input that signals an external interrupt has occurred. In the EZ-80 we are using only the NMI, or non-maskable interrupt, and no other external interrupt.

The RESET signal is an input signal to the Z-80 that indicates that power to the Z-80 has just been turned on, or that the cpu should be reset. Reset causes the Z-80 to clear the PC register, and, after a short pause, start execution from memory location 0. Certain other cpu functions are also initialized when RESET becomes active. An input like RESET is obviously necessary to allow the cpu to start from a known point. When power is first turned on, the voltage at pin 26 is near 0. It gradually builds up as the capacitor becomes fully charged. The voltage over time is shown in Fig. 2-14. This scheme is used to start from a time when the power supply voltage is a stable value.




Fig. 2-15. Non-maskable interrupt.

The NMI signal is generated by the second half of he MC4024 chip. This signal is another square-wave ignal that has a frequency of about 100 Hz (100 ycles per second). The NMI input causes a nonraskable interrupt to occur every 1/100 of a second when the NMI square wave swings from high to low see Fig. 2-15). A "non-maskable" interrupt simply neans a signal that cannot be disabled or ignored. Every time the signal (high to low) occurs, it causes n interrupt to the cpu. The effect of the NMI interupt is to cause the cpu to stop execution of the curent instruction and jump to location 102 decimal. Vhy location 102? Only because location 102 has een defined as the NMI interrupt location (certain ther locations lower than 102 are dedicated to other ossible interrupts which are not implemented in the Z-80).

Memory location 102, then, must provide an NMI

interrupt handling routine, which is a series of instructions to process an NMI interrupt. What is the NMI for? Usually the NMI is used to handle catastrophic conditions in a microcomputer system, such as power failure. In the EZ-80 we are using it to count every pulse that occurs. By calibrating the pulse rate we can implement a real-time clock that provides a count proportional to elapsed time. This can then be used for time of day or other functions that require updates at periodic rates.

When an NMI comes in, the cpu stops execution of the current instruction, stores the instruction location in the stack, and transfers control to location 102. The program segment at 102 adds one count to the elapsed time, performs some other overhead chores, and returns to the interrupted instruction. We'll discuss the NMI interrupt further in the software chapter of this section.

CHAPTER 3

The Memory Section

We'll investigate the interaction of the memory and cpu in this chapter. The EZ-80 uses two types of memory: a 2758 erasable programmable read-only memory (EPROM) and a 6810 random-access memory (RAM). The sequence for reading and writing to memory is discussed in this chapter, along with the special requirements for programming and erasing EPROM.

EZ-80 MEMORY MAP

In Chapter 2 we discussed the address bus of the Z-80 and the inherent addressing limitations of a 16-line address bus microprocessor. As the memory bus has only 16 lines, only 65,536 memory locations can be addressed without special banking schemes or some other way to "switch" from one set of memory to another. As 65,536 bytes of memory will hold 30,000 instructions or so, the inherent limitation of a 16-line address bus is really not very limiting.

One of the chief design criteria in the EZ-80 was reasonable cost. To reduce the number of components used, memory was limited to 1024 bytes (optionally 2048) for the program and another 128 bytes for storage of data and stack area. The 1024 bytes are not an unreasonable amount of memory for a program area. An unlimited number of applications can be programmed in 1024 bytes or less. In addition, the design of the EZ-80 makes expansion to a 2716 EPROM chip possible, doubling the program storage area. This should not be necessary for most EZ-80 projects, and only one of the projects in this book (the Music Synthesizer) requires the larger (and slightly more expensive) chip.

The memory map of the EZ-80 is shown in Fig. 3-1. The unused locations in the 65,536 maximum memory size are shown in shaded areas. Locations 0 through 1023 are the memory locations of the 2758 EPROM chip. Above the 1024 locations for the 2758 are another 1024 locations for expansion to a 2716

EPROM chip. Locations 2048 through 2175 are memory locations of the 6810 RAM chip. The remaining locations are unused.

The locations designated are written both in decimal values and in *hexadecimal* form. Hexadecimal format is a shorthand way of writing binary numbers. Instead of writing 0000 0011 1111 1111 for memory location 1023, we've used the hexadecimal 03FF. To convert from binary to hexadecimal, group the binary digits into 4-bit groups. Now, each 4-bit group can be changed into a hexadecimal digit of 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, or F. If the 4 bits are 0000 through 1001, substitute 1 through 9 for the binary value. If the 4 bits are 1010 through 1111, substitute the symbols A through F. Hexadecimal values can easily be converted into binary values by reversing the process (see Fig. 3-2).

Hexadecimal numbers are really numbers expressed in base 16, just as binary numbers were expressed in base 2. The same scheme of positional notation is used for hexadecimal as is used in decimal or binary, except that in hex the positions represent powers of 16 (see Fig. 3-3). We'll be working with hex numbers throughout the book, but we'll refresh your memory about how to use them from time to time, so don't feel dismayed if you can't immediately convert from one system to another.

ADDRESSING MEMORY

How do the memory chips know when they are being addressed by the cpu? Refer to Fig. 3-4, which shows the cpu and memory connections. Let's consider the 2758 first. The 2758 has 10 address inputs, A9 through A0. This allows from 00 0000 0000 through 11 1111 1111 (hex 000 through 3FF) separate locations to be addressed, or a total of 1024. So it appears that to address any of the 1024 locations in the 2758, we need only to put the proper address on address lines A9 through A0 of the cpu address bus. That




Fig. 3-1. EZ-80 memory map.

vould be true if the 2758 were the only device in the ystem that was addressed by these lines. However, he 6810 RAM uses address lines A6 through A0 to ddress its 128 locations (000 0000 through 111 1111, 0 through 7F hex, or 0 through 127 decimal). If the pu addressed memory location 100, both the EPROM nd RAM would believe that their 101st (don't forget ocation 0) location were being addressed.

Because of this addressing conflict, we need some dditional address lines to *select* either EPROM or lAM. The memory map of the system defines the EPROM area as locations 0 through 1023 (0 through

BINARY	DECIMAL	HEXADECIMAL
0000	0	0
0001	1	1 .
0010	2	2
0011	3	3
0100	4	4
0101	5	5
0110	6	6.
0111	7	7
1000	8	8
1001	9	9
1010	10	A
1011	11	В
1100	12	C
1101	13	D
1110	14	E
1111	15	F
1011 1001 B	∆ 0010 ↓ 2	BINARY HEXADECIMAL
F 7 1111 01111	Α 1010	HEXADECIMAL . # BINARY

Fig. 3-2. Binary, hexadecimal, and decimal conversions.




Fig. 3-4. Memory in the EZ-80 system.

3FF hex) and the RAM area as locations 2048 through 2175 (800 through 87F hex). What are the differences between the addresses for each of these areas? One difference is shown in Fig. 3-5. It appears that address line All is never a one for an address in the EPROM area and always a one for an address in the RAM area. We can use this fact to advantage to select either RAM or EPROM.

This selection is accomplished by connecting All to pin 10 of the 6810 RAM. Pin 10 is Chip Select 0 or CS0 on the 6810. Whenever the signal on pin 10 is true (1), part of the requirements for selecting the 6810 RAM are met. What are the other requirements? The 6810 has five other select inputs CS1, CS2, CS3, CS4, and CS5. Four of these must be false (0) for the chip to be selected: $\overline{CS1}$, $\overline{CS2}$, $\overline{CS4}$, and $\overline{CS5}$. The other must be true: CS3. By tying these select inputs to ground (0) or +5 volts (V_{CC} or 1) we make these inputs always have the proper state for selection so that only A11 (CS0) selects the chip. By the way, many memory chips have only one chip select. The six on the 6810 are simply there as a convenience to the system designer. Normally, external logic would detect when the range of locations for the chip was being addressed and then enable a select signal for the chip. This logic would involve rejecting every memory address on the address bus except for the 128 locations (in this case). Because we have a mini-

	DECIMAL	HEXADECIMAL	BINARY
	MEMORY	Memory	MEMORY
	ADDRESS	Address	ADDRESS
	0	0000	0000000000000000
	1	0001	00000000000000001
	2	0002	000000
EPROM	•	•	•
	1022	03FE	0000001111111110
	1023	03FF	0000001111111111
EPROM	1024	0400	0000010000000000
EXPANSION (2716)	2047	• 07FF	0000071111111111
	2048	0800	000010000000000
	2049	0801	00001000000000001
RAM	•	• •	•
	2174	087E	0000100001111110
	2175	087F	0000100001111111
		ADDRESS Lines:	111111 543210 ⁹⁸⁷⁶⁵⁴³²¹⁰

Fig. 3-5. Selection of RAM or EPROM.

A11 = 0 FOR EPROM

1 FOR RAM

mum system with only two memory devices, we can use address line All only to select either the EPROM or RAM.

When we want to read a location from EPROM, then, we can execute an instruction such as LD A, (200), which will load the contents of EPROM location 200 into the cpu A register. To read a location from RAM, we can execute an instruction such as LD A,(2050) which will load the contents of RAM location 2050 into the cpu A register. By mapping the locations of RAM as 2048 through 2175, we refer to them by the map address just as conveniently as by specifying the "64th location of the RAM."

Because the address bus A15 through A0 is used not only for memory, but for i/o addresses, we need another qualifier for selecting memory. The $\overline{\text{MREQ}}$ signal from the cpu goes to a 0 (0 volts) whenever a memory location is being read from or written into. To differentiate between an i/o address and a memory address (and prevent reading a memory location when we wanted data of an i/o device), $\overline{\text{MREQ}}$ is used to select the EPROM (pin 18) and RAM (pin 11).

Now every time we perform a memory reference instruction such as LD A,(128), we will get only a memory location and not an i/o device that has address 128. Conversely, if we perform an i/o instruction such as IN A,(128) we will read a byte from i/o device number 128 and not from memory location 128, as MREQ will remain true (1) during the entire execution portion of the IN(put) instruction.

DATA TO AND FROM MEMORY

The data bus, D7 through D0, is used to transfer data read from memory into the cpu. It is also used to write data into the 6810 RAM. Data can't be written into the 2758, of course (at least during program operation). The data bus is a bidirectional bus. Data flows both ways-from cpu and to cpu. The cpu always knows the direction of the flow. During an instruction fetch, for example, data is being read from memory into the cpu for instruction decoding. Once the cpu has read the one to four bytes of the instruction, it goes into the execute portion of the instruction and may read or write a byte (or two) to or from memory. Because the data bus is bidirectional, the cpu generates an RD (read) and WR (write) signal to signal memory and i/o devices whether a read or write is occurring. The \overline{RD} and \overline{WR} , then, are other qualifiers that must be added to the memory logic.

The WR signal from the cpu goes into pin 16 of the 6810 RAM. The specifications of the 6810 are such that a write memory operation is a zero, and a read emory operation is a one. This fits in nicely with the state of the cpu WR signal, which is a zero any me a write is to be performed and a one otherwise. The WR signal is not used in the 2758 EPROM. either is the cpu RD signal. The reason for this is at every time the EPROM is being addressed, the peration must be a read, as writing is impossible. dding the qualification of a read or write signal r the 2758 EPROM would be an extraneous condition.

Z-80 READ AND WRITE CYCLES

Let's take a look at the sequence of read and write perations performed by the Z-80. Fig. 3-6 shows the ad operation during the fetch of the first one or 70 of the instruction bytes. Each T period is 1 microcond long, so the entire operation takes 4 microconds. The first action taken by the cpu is to put e address (from the PC) onto the address bus lines 15-A0. (The MI signal indicates that this is the p code" fetch, the first one or two bytes of the instruction.) The cpu then causes MREQ and RD to 1 to 0, indicating to external logic that a memory ad is being made. From this point on, the memory sing addressed has about 1½ T states to respond, or 10 out 1½ microseconds.

The memory responds as follows: It knows by the \overline{REQ} that the cpu wants to read or write one byte data via the data bus. If the memory is the 6810 AM, it knows by the state of the \overline{WR} signal whether write ($\overline{WR}=0$) or read ($\overline{WR}=1$) is required. All is true (if the cpu is reading an instruction te from the 2048–2175 area), the 6810 RAM CS0 signal was signal whether the contraction of the contract




Fig. 3-6. Z-80 op-code fetch.




Fig. 3-7. Z-80 remainder of fetch cycle.

nal is true and the RAM is selected. If All is false, the \overline{OE} signal of the 2758 is false and the EPROM is selected. (As it happens in the EZ-80, instruction bytes are always read from the EPROM, although in other systems they could be read from either EPROM or RAM.)

In the general case, if the chip is selected ($\overline{\text{MREQ}}$ = 0 and A11 = 1 for the 6810, or $\overline{\text{MREQ}}$ = 0 and A11 = 0 for the 2758), the memory chip looks at the address present on the address lines. If the chip selected is the 2758 or is the 6810 with a read, the 8 bits in the memory location specified on the address lines are output to the data lines D7 through D0. At the end of T2 the cpu reads the bits of the data lines into an internal register for decoding.

Subsequent reads of remaining instruction bytes are done in pretty much the same fashion, except that only three clock cycles are used, as shown in Fig. 3-7. (The "op code" fetch of the first one or two instruction bytes is longer to allow the R(efresh) register to be sent to system dynamic memories, if the system has any.) Reads of operands, such as in the instruction LD A,(2049), which loads the byte from memory location 2049 into the A register, are performed as shown in Fig. 3-7. In this case the address on the address bus represents not the PC, but the address of the operand from the instruction.

Writes to memory are done only during the execution portion of an instruction, so the "op code" fetch is not a consideration. The write cycle starts off similarly to the read, as shown in Fig. 3-8. The address of the memory location to be written into is put on the address bus A15–A0. Signal $\overline{\text{MREQ}}$ is activated (brought to zero). Shortly after, the cpu outputs the data to be written to memory onto the data bus




Fig. 3-8. Z-80 write cycle.

D7-D0. At this time the memory starts to actually do a read of the specified location. However, signal \overline{WR} is brought to a zero, and the data on D7-D0 is written into the specified memory location instead, as the memory chip detects the transition of \overline{WR} from a one to a zero.

Z-80 INSTRUCTION EXECUTION

The complete instruction execution is a combination of read and write cycles. The cycles for an "LD (2049),A" instruction are shown in Fig. 3-9. During the first read cycle the first byte of the "LD (2049),A" is read into the instruction decoding register of the cpu. The cpu recognizes that two additional bytes are to be read to complete the instruction. Two additional reads are done to get instruction bytes 2 and 3. The cpu now has the address 2049 of the instruction and writes the contents of the A register into location 2049 by performing a write cycle. The next instruction is then accessed. Note that in the first three reads the

address on the address bus was the contents of the program counter. The PC was incremented by one for each read, to read in the next instruction byte. During the write cycle the address on the address bus was 2049 and the data transferred from the cpu was the contents of the cpu A register.

During program execution the address and data bus are very active with read cycles occurring for every byte of an instruction and write cycles occurring every time an operand is transferred from the cpu to a memory location. The rate of the cycles is hundreds of thousands of times per second.

THE 6810 VERSUS THE 2758

The 6810 RAM is somewhat more simple to understand than the 2758. If data is read from or written to the 2048-2175 (800-87F hex) area of memory, A11 is a 1, $\overline{\text{MREQ}} = 0$, and the 6810 reads or writes one byte from the location it finds on address lines A7-A0 (0-127 decimal, or 0-7F hex).

The 2758, however, has some complicating signals that are not on the RAM chip. Let's look at them in detail. As the data is only output (read) data, the data lines are designated O7-O0 for "output." Inputs A9-A0 are the address lines from the cpu.

During operation as a read-only-memory chip, pin $21 \ (V_{PP})$ is +5 volts, as is the main power pin, pin $24 \ (V_{CC})$. Pin 12 is always ground. During programming, however, pin 21 is connected to a higher voltage supply of +25 volts. This higher voltage is required to write data into the EPROM during the programming process.

Pins 18 and 20 are also "dual-purpose" pins and are used for different things during programming and normal operation. (Pin 19 is always a zero for the 2758, but would be address line A10 for the 2716 chip, which could be used to expand the EPROM to




Fig. 3-9, Z-80 instruction execution.

ouble the size.) Pin 18 is zero for a read operation nd can therefore be tied to the $\overline{\text{MREQ}}$ input which oes to a zero when a memory operation, which must e a read, is requested of the 2758. During programing, pin 18 is used to input a *pulse* that causes a remory location in the EPROM to be programmed. in 20 is a zero during a normal read, but may be a ne (+5 V) during the program mode. Normal functors of the 2758 pins when the 2758 is installed in a ircuit to act as read-only memory, then, are:

$$\begin{array}{c} V_{PP} \ (21), \ V_{CC} \ (24), & \text{Power lines} \\ \hline \underline{CND} \ (12) & \\ \hline OE \ (20) & \text{Address line Al1 to enable chip} \\ \hline \underline{MREQ} \ (18) & \text{Memory request to enable chip} \\ AR \ (19) & \text{Always 0} \end{array}$$

PROGRAMMING THE 2758

How does one program the 2758? A good question irst, we need a little history of EPROMs. The PROM, which is an erasable programmable readnly memory, was preceded by ROMs and PROMs. A ROM is a read-only memory. It is custom fabriated at a semiconductor manufacturer to hold prorams or data or both. The initial cost to "design-in" ne program or data is hundreds of dollars, but once ne device has been designed, the individual chips re very inexpensive in quantity. The contents of ne ROM can never be changed (unless a hammer used) and ROMs are typically used for high-volume pplications such as hard-wired electronic equipment r consumer electronic items (an example would be nemory for a washing machine controller).

Because ROMs are suited for high-volume applicaons, there was and is a need for a memory device nat could be programmed "in the field" without making up an expensive production run. The PROM programmable read-only memory) fits this requirenent. It can be electrically programmed to "burn-in" a set of instructions or data. Once burned-in, however, the contents are irreversible. A new PROM must be used in place of one with faulty data.

The EPROM (erasable programmable read-only memory) is (almost) the best of all worlds. Not only can it be field programmable, but it can be erased with ultraviolet light. If a user erroneously enters programs or data into an EPROM, he or she can erase it and start over, saving the cost of new PROMs. The EPROM is an ideal device for experimentation with programs or data that will not change too quickly.

Early EPROMs were difficult to program as they required that many hundreds of passes be made through each of the EPROM locations to burn-in data. As a result, programmers, which are devices to accomplish this were quite elaborate (typically a microcomputer may be used to drive the programmer through the hundreds of cycles). The 2758 and 2716 EPROMs, however, are much simpler to program. To change a location in the EPROM the following steps must be followed:

- 1. Put the address of the location on inputs A9-A0.
- 2. Put the data to be programmed on inputs D7-D0.
- 3. Put +25 volts on pin 21 (V_{PP}) and +5 volts or 0 volts on pins 24, 20, and 2.
- 4. Pulse pin 18 by a pulse that goes from 0 to +5 volts and back to 0 and lasts about ½0 of a second (50 milliseconds).

This procedure is repeated for every location to be programmed. Because of the simple requirements for programming, a programmer for the 2758 and 2716 can be made very simply and inexpensively. Later in this book we will see how a programmer can be made and offer some alternatives to making a programmer for entering programs into the 2758 and 2716.

Erasing the 2758 or 2716 is accomplished by exposing the chip to strong ultraviolet light. Inexpensive ultraviolet lamps are available for this purpose. The erasing process is very simple and will be described under construction of the programmer.

CHAPTER 4

The I/O Section

The interface of the Z-80 microprocessor and 8255 programmable peripheral interface (PPI) is discussed in this chapter. In a sense the PPI is like a small microprocessor in itself. It accepts commands from the Z-80 and handles the tasks of inputting and outputting data from 24 i/o lines. The logic associated with the LED display, keyboard, input lines, and output lines is also discussed here.

THE 8255 PPI

Fig. 4-1 shows the i/o section of the EZ-80. The PPI acts as an intermediate buffer between the Z-80 cpu and the outside world of the LED display, keyboard, input lines, and output lines. The purpose of the PPI in the EZ-80 and in the general case is to buffer the i/o data to match the speed and signal characteristics of the outside world to the Z-80.

In the EZ-80 configuration the PPI consists of four registers similar to the registers in the Z-80 cpu. Each register is 8 bits wide. Three of the registers connect to three sets of eight input/output lines as shown in Fig. 4-2.

The cpu can read or write to each of the four registers in the PPI by an RD (read) or WR (write) instruction. Executing an RD A,(2) instruction, for example, reads register 2 of the PPI and transmits the 8 bits of data in the register to the A register of the Z-80. Executing a WR (0),A instruction writes the contents of the cpu A register into register 0 of the PPI.

The four registers are addressed by addresses of 00, 01, 10, and 11. Two address lines come into the PPI: A1 and A0; and these two lines are all that are required to hold the 2-bit address to specify the PPI register involved. Ordinarily, in a larger-configuration microcomputer there would be a conflict with this type of addressing scheme. The conflict would be of a nature similar to that of using the same address lines to select memory locations. A larger microcom-

puter would have several i/o devices and more than two address lines would be required to select the proper i/o device. In the EZ-80, however, the *only* i/o device is the PPI, and it is sufficient to use only A1 and A0 for addressing. Any time an i/o instruction (RD or WR) is executed, the program *must* be talking only to the PPI and no other device. To differentiate between memory and i/o communication the $\overline{\text{IORQ}}$ signal is connected to the PPI (pin 6). The $\overline{\text{IORQ}}$ is a zero only when an RD or WR is executed. The direction of transmission is decoded by the PPI from the $\overline{\text{WR}}$ and $\overline{\text{RD}}$ signals (pins 36 and 5).

Let's take a more detailed look at an i/o operation from the cpu signal viewpoint. The signals during an RD instruction are shown in Fig. 4-3. When an RD is executed, the cpu first puts the address of the i/o device on the address bus lines A7–A0. The format of the i/o instruction specifies only an 8-bit i/o address, so the number of devices that may be addressed are 0000 0000 through 1111 1111, or 256. In the EZ-80, only four addresses are used: 0, 1, 2, or 3.

Shortly after the address is put on the address bus the cpu "brings down" the IORO and RD lines to zero (0 volts). This is interpreted by the PPI as an i/o operation in general and a read. The PPI looks at the two address lines of A1 and A0 to determine which one of the four registers is to be read. It then puts the contents of the selected register onto data bus lines D7 through D0. In the middle of the third T cycle, the cpu inputs the contents of the data bus into the A register. As in the case of memory, the time between the initial IORQ and RD and the strobing of the data into the A register is there for two reasons. First, the cpu needs the time to sequence through its internal operations. Second, the interval gives the external device time to respond. Even in the microprocessor world, events take discrete amounts of time.

A write operation for a WR instruction is similar (see Fig. 4-4). The address and \overline{IORQ} are active as




Fig. 4-1. Input/output in the EZ-80 system.




Fig. 4-2. PPI registers.

Fig. 4-3. Z-80 RD instruction cycle.

T3

in the read. The \overline{RD} signal remains inactive, however, and the \overline{WR} signal is brought to zero. Before the \overline{WR} becomes active, however, data from the cpu A register is put onto data bus lines D7 through D0. The \overline{WR} signal effectively *strobes* the data into the appropriate PPI data register.

Each of the four PPI registers, then, can be read from or written to by the proper i/o instruction that specifies an address of 0, 1, 2, or 3. The first three registers are associated with three sets of eight lines that go to the outside world. What is the purpose of the fourth register? The fourth register is a control register that holds the *mode control byte* for the PPI.

The PPI is a general-purpose device. It is meant to be as versatile as possible in allowing a microcomputer systems designer to build a microcomputer with a few parts that can do a variety of tasks. The PPI may be set up in several different *modes*. Mode 0 is "basic input/output," mode 1 is "strobed input/output," and mode 2 is "bidirectional bus." All three have their uses in various systems. The "strobed" mode allows "handshaking" sequences between the PPI and other devices. The "bidirectional" mode allows each line to be used for transmitting data in two directions between the PPI and other devices. The mode used in the EZ-80, however, is the "basic input/output" mode, or mode 0.

In mode 0, lines PA7-PA0 can be set up to be all inputs or all outputs, but not a mix. Lines PB7-PB0 can be set up to be all inputs or all outputs. Lines PC7-PC0 are further subdivided into two sets of four each and each set can be either inputs or outputs. In the EZ-80 we have chosen the following combinations:

PA7-PA0	All Outputs	Address 0
PB7-PB0	All Outputs	Address 1
PC7-PC0	All Inputs	Address 2




Fig. 4-4. Z-80 WR instruction cycle.




Fig. 4-5. Mode 0 control word and configuration.

The first action that must be taken before performing input or output operations with the 24 lines of the PPI is to program the PPI by sending out the proper control word to the PPI control register. This control word is stored in the control register and remains there as long as power is applied to the PPI. The control word for mode 0 and the above configuration of lines is shown in Fig. 4-5, along with the actual instructions.

Having output the proper control word to the control register of the PPI, the PPI is now ready to be used to transmit data between the cpu and "outside world." The "outside world" is divided into four areas: the LED display, the keyboard, input lines, and output lines. The first two of these are *dedicated* lines used for EZ-80 functions, while the latter two are used to enable the EZ-80 to perform useful tasks of a general nature.





Fig. 4-6. EZ-80 LED display.

HE I/O SECTION





THE LED DISPLAY

The LED display used in the EZ-80 is a garden ariety four-digit display that can display four decinal digits from 0000 through 9999. Each digit of the ED display is made up of seven segments, as shown Fig. 4-6. By lighting combinations of segments the umbers 0 through 9 can be displayed. The LED isplay used in the EZ-80 is a type of display called a ommon-cathode type. All segments of the four digits re connected in parallel and a common set of seven nes, one for each segment, come out of the chip on ins 12, 11, 3, 8, 2, 9, and 7.

The LED circuitry is shown in Fig. 4-7. The four nes labeled C1, C2, C3, and C4 connect to the *cathdes* of each of the digits. When *one* of these lines is t ground potential (0 volts) and at least one of the *node* lines a-g is at +5 volts, current flows through he diode, which then emits red light. From one to even of the anode lines can be at +5 volts during his condition, so all seven segments can be illumiated at one time (or only a portion), as shown in ig. 4-8.

No more than one cathode line can be at 0 volts t one time, so that at any given time only one digit; displayed on the four-digit display in one position nly. How, then, do we display all four digits at one ime? By rapidly alternating between one digit position and the next. Every 1/100 of a second, a new set f inputs at a-g and a new cathode line is enabled.




Fig. 4-8. LED operation.

All four digits are displayed every ½5 of a second. To the eye this *multiplexed* display appears to be a single display of four digits. Fig. 4-9 shows the signals required to display the number 1234 on the display.

Displaying any series of four digits on the LEDs, then, resolves down into rapidly switching inputs to the LED display. All that we must do with the PPI is to ensure that every 1/100 second a new cathode line (C1, C2, C3, or C4) is enabled in sequence and put out a new set of the seven segment lines at the same time.

Switching the cathode lines is easy. The four cathode lines are driven by the outputs of the 7437 chip. This chip is a high-current inverter. It takes the output of lines PA7-PA4 of the PPI and inverts them, changing a one to a zero and a zero to a one. The PPI alone could not handle the current through the LEDs, so the 7437 is used to provide more current drive capability. To output a zero to one of the cathode lines, one of the upper four bits in the first PPI register must be a one and the rest zeros. We can do this by performing an output instruction to the first (address 0) PPI register. First of all, the A register in the cpu is loaded with the proper configuration of ones and zeros. Next, a write instruction is executed to send the contents of A to the register in the PPI. In the




Fig. 4-9. Sample display timing.




Fig. 4-10. Output sequence for LED display.

example shown in Fig. 4-10, cathode C3 has been enabled.

How do we enable the seven lines going to the segments of the display with only four lines from the PPI? And why not use seven lines from the PPI instead of four? The reason we avoid seven lines is simply that we have 24 lines to use on the PPI and would like to allocate them parsimoniously. The MC14511 gives us the capability to use only four output lines to generate the proper sequence of LED segments.

What the MC14511 does is to take four input (output from the 8255) lines, assume that they contain the binary equivalent of 0-9, and convert the input digit to the proper sequence of segments. The table for doing this is shown in Fig. 4-11. Note that the input values 1010, 1011, 1100, 1101, 1110, and 1111 are invalid inputs and produce no display at all. In addition to translating from binary into segments, the MC14511 provides additional drive current capability. The PPI by itself would not be able to meet the current requirements of the LED display segment inputs.

Several of the pins on the MC14511 are not used (see Fig. 4-7). \overline{LT} (pin 3) is a lamp test input that can be used to test the operation of all segments. \overline{LT} is active when it is a zero, and is therefore kept at a




Fig. 4-11. MC14511 conversion.

logic 1 (V_{CC}) for the EZ-80. The blanking input (\overline{BI} , pin 4) is used to blank or turn off the display and is kept inactive by tying it to a logic 1 (V_{CC}). The LE, or latch enable (pin 5), latches (stores) the input into the chip. LE in the EZ-80 is always active (zero or ground) and the segment outputs "follow" the inputs. Pins 16 and 8 are +5 volts and ground respectively.

The resistors in the resistor network limit the current through the LEDs. This is necessary because the circuit has very low resistance when a segment is enabled. The resistors limit the current to the proper value for adequate brightness.


THE KEYBOARD

The keyboard of the EZ-80 is a very simple affair to keep costs of the project low. The keyboard and associated circuitry is shown in Fig. 4-12. Pressing any key simply connects a row with a column. Let's see how this circuit works. When no key is pressed, the inputs to PPI register 2 on lines PC2, PC1, and PC0 are $V_{\rm CC}$ or about +5 volts, logic ones. When a key is pushed, two lines are connected and the *column* line associated with the key is connected to the *row* line associated with the key.

The column line goes to one of three inputs in the three lower bits of the PPI. The column line reflects the state of the connected row output from the 74LS05 chip. If the output of the inverter for the row is a zero (0 volts), then the input to the PPI will be zero; if the output of the inverter for the row is a one (+5 volts), then the input to the PPI will be a one. To detect a key depression, then, we can state that if the key is pushed and the inverter output is a zero, then the input to the PPI for the column associated with the key will be a zero. If we make certain that only one inverter output is zero at a time, then we can pinpoint the key by its row (inverter number) and column (bit position).

As an example of how this works, look at Fig. 4-13. Key S8 is depressed and the two contact points are connected. Assume that the key remains pressed for a long period. If we make A15 a one, and A14, A13, and A12 zeros, then only the output of the A15 inverter is a zero; the remaining inverter outputs are ones. The lines to the PPI connect only at S8, but since the A13 inverter output is a one, the PC1 input is also a one. PC0 and PC2 are also ones because they are connected to $V_{\rm CC}$ only (see the table in Fig. 4-13). Now we make A14 a one and A15, A13, and A12 zeros. The same situation applies as previously. The inputs on PC2–PC0 are all ones. Now A13 is made a one, and A15, A14, and A12 zeros. The output of





he A13 inverter is a zero. PC2 and PC0 are ones as refore, but S8 connects PC1 with the output of the 113 inverter and line PC1 becomes a zero input. Now 112 is made a one, and A15, A14, and A13 are made eros. All ones are present on PC2-PC0.

The only time in the above sequence that PC1 was zero was when A13 was a one. This approach holds rue for all other keys pressed on the keyboard. There will be one and only one time that its PC input will be a zero—when its row inverter output is also a one. By continually sequencing A15, A14, A13, and A12 and observing the bits PC2-PC0, a key depression an be detected and the key number can be found by noting which of the bits is a zero and which of he four row inverter outputs was a one.

This process is called *keyboard scanning* and is a sommon technique for detecting and decoding keyboards. The reader can see that the principles can see applied to larger matrices than a four-by-three keyboard. Again, however, to reduce costs we have elimnated a larger keyboard in favor of a decimal keypad.

The scanning in the EZ-80 is implemented by simulaneously enabling one of the A15, A14, A13, or A12 iddress lines and reading in the state of PC2-PC0. f all three low-order bits in the PPI third register are






Fig. 4-13. Keyboard key press example.

ones, then no key has been pressed. In this case, the next address line is enabled and a new row is read. If one bit of the three is a zero, then there is a key depression and the key being pressed is found by looking at the column number by finding the zero bit of the three.

The key to the technique in the EZ-80 is that the RD (read) i/o instruction puts the contents of the cpu A register on address lines A15-A0 at the same time that the read is done of lines PC7-PC0. By putting the proper value in the upper four bits of the A register, we can select one address line of A15, A14, A13, and A12 at the same time that data is read in from PC2-PC0. The sequence for selecting A13 is shown in Fig. 4-14. First, the A register is loaded with 0010 0000. This value will go onto address lines A15-A8 when the read is performed. Next, an RD (read) is performed of PPI register 2 [RD A,(2)]. During the time that the address (2) goes out on the address lines A7-A0, the upper eight address lines A15-A8 hold 0010 0000 and A13 is enabled. If any of keys S7, S8, or S9 is pressed, the corresponding input bit will be a zero. This sequence is repeated rapidly for all four rows until a zero is found to indicate a key depression. The actual instructions used are discussed further in Section 3 of this book. They enable the entire set of 12 keys to be tested once every 300 microseconds or so.

OUTPUT LINES

The EZ-80 has six output lines that are not dedicated to any internal task. They are general-purpose lines used to provide an output of one or zero for the outside world. The six outputs can be used individually to control six on/off conditions such as relays or lights. They can also be used together to provide a 000000 to 111111 output, or 64 steps, each step with a meaning to the outside world. Not too impressive? We'll see how those six lines can do an amazing number of things in Section 3. The six outputs from the six low-order bits of the PPI register 2 are buffered by the inverters in the 74368 chip. This chip inverts




Fig. 4-14. Keyboard scan example.

the signal in the PPI register, but, more importantly, it provides higher current drive capability to drive external devices.

INPUT LINES

The top five bit positions of the PPI register 3 are used as input lines. External world inputs of on/off conditions can be scanned rapidly to detect switch closures or other applications. As in the case of the output lines, the inputs are buffered by six inverters on the 74LS04 chip. The main purpose of these inverters is not for current drive, but to prevent outside signals from destroying the relatively expensive 8255. (The 74LS04 chip is about ½0 the cost of the 8255.) Section 3 of this book describes how the outside world may be interfaced to the EZ-80 via the five input lines.

CHAPTER 5

Z-80 Assembly Language Instruction Types

In the next two chapters we'll attempt to present enough software description on the Z-80 to enable the user to interpret the programs given in Section 3 of the book and to construct his or her own programs. This chapter will discuss what types of instructions are available in the Z-80. The next chapter will discuss some of the addressing variations of the instructions and how to interpret and assemble programs.

WHERE DO WE BEGIN?

One of the problems with the Z-80 instruction set is simply that there are too many instructions! There are too many ways to do the same thing. If there is one guiding principle to keep in mind in programming the Z-80, it is this: There are many ways to program a task and few wrong ways.

The Z-80 instruction set has well over 500 separate instructions. The instructions can be grouped into several sets, however, so the job of cataloging them becomes somewhat easier. Furthermore, any of the instructions of the same type differ only in the cpu register or bit position involved. In the following description we'll group the instruction set of the Z-80 into:

Loads
Arithmetic
Logical
Jumps, Calls, and Returns
Rotates and Shifts
Bit Set, Reset, and Tests
I/O
Miscellaneous

LOAD INSTRUCTIONS

Load instructions transfer 8 or 16 bits (one or two bytes) of data between memory and the cpu registers, or between cpu registers. We've already seen some of these in examples. Historically, a transfer of data into a cpu register was called a "load," while a transfer of data from cpu to memory was called a "store." In the Z-80, however, any movement of data between cpu and memory is called a load. The abbreviation or mnemonic of the load operation is "LD." Every time one sees an LD mnemonic, a transfer of data is involved. Transfers of data in an LD involve copying data into a cpu register or memory location. The original source of the data remains unchanged. As an example, suppose we load the cpu A register with the contents of the cpu D register, as shown in Fig. 5-1. After the LD the contents of D have been copied into A and the original contents of D are unchanged. In this example, D was the source register while A was the destination register.

The above example was a load between cpu registers. To load a cpu register with the contents of a memory location, a load such as the one in Fig. 5-2 can be done. This load loads the A register with the contents of location 2050 decimal (802H, where H stands for hexadecimal). Note the parentheses around the 2050. This is mandatory and indicates that the load will be done with the contents of location 2050. After the load, the contents of memory location 2050 remain unchanged. Notice that the order of the operands is DESTINATION, SOURCE, the same as in the previous example.

Now suppose that we want to transfer data the other way, from cpu register to a memory location. The example in Fig. 5-3 shows the transfer of the contents of the A register into memory location 2050 (802H). After the load, the contents of A remain unchanged. The order, again, is DESTINATION, SOURCE, with the destination in this case memory location 802H (2050 decimal).

In all of the above loads, the data transferred was eight bits, or one byte. One byte may be moved between any two cpu registers or between any cpu register and any memory location.




Fig. 5-1. Load from register example.

Another way to move data is with an *immediate* load. In all of the above examples, data was moved from one location to another. In the immediate load, data is moved from the instruction itself to a register or memory location. An example of this is shown in Fig. 5-4, which loads the A register with a decimal

LD A,(2050) (LOAD A REGISTER WITH CONTENTS OF MEMORY LOCATION 2050)




Fig. 5-2. Load from memory example.

32 (hexadecimal 20H). What is the difference between a move in which memory location 2050 holds 32 with an LD A,(2050) and a move of LD A,32? The difference is in instruction length, related speed, and ease of use.

The LD A,(2050) instruction is shown in Fig. 5-5. It is three bytes long. The first byte is the operation code, the encoded value that tells the cpu what type of an instruction this is, how long the instruction is, and so forth. The next two bytes are the 2050 address, 802H, in reverse order (we'll learn more about the format in the next section). To execute the instruction the cpu has to fetch the three bytes from memory (three cycles), and then use the 2050 (802H) address to load the contents of 2050 into A (another memory read cycle). The LD A,(2050) has taken three memory read cycles and three bytes of storage. The LD A,32 instruction, however, is two bytes long, as shown in




Fig. 5-3. Store to memory example.



0	0	1	1	1	1	1	0	BYTE 0 (OP CODE)
0	0	1	0	0	0	0	0	BYTE 1 (32)

Fig. 5-4. Immediate load example.

Fig. 5-4. The cpu fetches the first two bytes, decodes the instruction as an immediate load, and stores the second byte into the A register. Two memory read cycles (for the instruction fetch) were expended and only two bytes of memory were used to store the instruction. The LD A,32 saves two memory read cycles and one byte of storage over the LD A,(2050). Is this significant? Not so much these days, when memory is inexpensive and cpu speeds are fast. But if nothing else, the programmer does not have to recall where the constant value of 32 was in memory. An




Fig. 5-5. Comparison of immediate and memory loads.

important format point: Note that the immediate data is not enclosed by parentheses. Every time the source data is in this format, the instruction uses immediate data.

All of the above loads involved 8 bits, or one byte of data. Sixteen-bit loads are also possible on the Z-80. These loads may be from a cpu register pair to two memory locations, from two memory locations to a cpu register pair, or from *immediate data* to a cpu register pair. Let's consider the latter case, the case in which a register pair is loaded with immediate data.

The register pairs, to refresh the reader's memory, are AF, BC, DE, and HL. As the IX, IY, and SP registers are the same width, 16 bits, as the other register pairs, they too fall in this category. The instruction LD HL,2050 will load the HL register pair with 2050 decimal (802H), as shown in Fig. 5-6. An example of an immediate load of the IX register is shown in the same figure. LD IX,0FH loads the IX register with the immediate value of FFH, or 255 decimal. Note that in both cases no parentheses were used around the immediate data.

Register pairs may also be loaded from memory or stored to memory. When a register pair is loaded or stored, two memory locations are involved, as 16 bits of data must be transferred. The instruction shown




Fig. 5-6. Immediate loads of 16 bits.


n Fig. 5-7, LD BC,(860H), transfers the two bytes rom memory locations 860H (2144 decimal) and 361H into register pair BC. Note that the instruction pecifies the first memory location and that this location plus the next higher is used in the transfer. The ame figure shows the inverse instruction LD (860H), 3C, which stores the contents of register pair BC into nemory locations 860H and 861H.

ARITHMETIC

Arithmetic and logical instructions are the cornerstone of all computer instructions, for they allow processing of data. These instructions allow addition, subtraction, and comparisons of two operands, and also allow *logical* types of operations.

Both 8- and 16-bit adds and subtracts may be done in the Z-80. Adds are done by using the A register

LD BC,(860H) (LOAD REGISTER PAIR BC FROM MEMORY)



LD (860H), BC (LOAD MEMORY WITH REGISTER PAIR BC)






Fig. 5-7. Sixteen-bit loads and stores.

in the 8-bit case; the A is always the destination register. The instruction in Fig. 5-8 adds the contents of the L register to the contents of the A register and puts the result in A. A second example adds the contents of memory location (802H) with A and puts

ADD A,L (ADD L TO A)



ADD A,(HL) (ADD MEMORY TO A)



SUB 23 (SUBTRACT 23 FROM A)




Fig. 5-8. Eight-bit arithmetic operations.




Fig. 5-9. Sixteen-bit arithmetic operations.

the result in A. A third example subtracts immediate data with the contents of A and puts the results in A.

Sixteen-bit adds and subtracts are performed by using the HL, IX, or IY register pair as the destination register. The other operand is in another cpu register pair—either BC, DE, or HL. Adds or subtracts of memory operands are not permitted. Fig. 5-9 shows two examples of 16-bit arithmetic, one using the HL register pair and BC, and one using the IX register with DE. The source—destination format is the same as other Z-80 instruction formats.

Signed numbers are handled in a slightly different format, however. In signed 8- or 16-bit numbers, the first bit (most significant) is used to represent the sign of the number, as shown in Fig. 5-10. If the number is positive, the sign bit is zero and the number is handled exactly like the absolute representation except that it becomes a 7-bit or 15-bit number as shown. If the first (sign) bit is one, then the remainder of the number represents a negative number. In this case the number represented may be found by changing all zeros to ones, all ones to zeros, and adding 1.




Fig. 5-10. Twos complement representation.

The result is the *magnitude* of the negative number. Fig. 5-11 shows the ranges and examples of this twos complement representation.

The Z-80 performs all 8- or 16-bit adds and subtracts in twos complement fashion. The programmer does not have to be concerned with testing for the sign of the number, performing the add or subtract, and then changing the result to the proper sign. Adding +120 and -53 is done by simply performing the ADD; the result is +67 as shown in Fig. 5-12. As in the case of unsigned numbers, however, the 8-bit and 16-bit registers and memory cells have a definite limit on the sizes of numbers that can be held. The smallest number that can be held in 8 bits, for example, is -128, and the largest that can be held in 16 bits is +32,767.

What happens when +127 is added to +100? The result of +227 is too large to fit in 8 bits. As a matter of fact, the result looks like the negative number -29, which is incorrect (see Fig. 5-13). The Z-80 (and other computers) flags this overflow condition by the overflow flag. The overflow (P/V) flag can be tested by a conditional jump, which we'll discuss shortly. The overflow and other flags are grouped together,




Fig. 5-11. Twos complement range.




Fig. 5-12. Twos complement: example.

is the reader will recall, into a flag register as shown in Fig. 5-14. Other flags affected by arithmetic operations are the Z flag, which is set (1) if the result is zero, the S flag which is set (1) if the sign is negative, and the C flag, which is set (1) if there is a carry out of the high-order bit position. The flags are not always set after an instruction, but are set only for certain operations. Arithmetic instructions almost always set the flags. The complete flag actions are listed in the Z-80 instructions in Appendix D.

The last type of arithmetic instruction is the compare. Compares are permitted only with 8-bit operands. A compare is identical with the 8-bit SUB(tract) except for one difference: The result only affects the flags (zero, sign, carry, overflow) and does not replace the A register contents. It is useful when a test





Fig. 5-13. Overflow example.



SIGN FLAG: SET IF RESULT IS NEGATIVE: RESET IF RESULT IS POSITIVE

Fig. 5-14. Arithmetic flag actions.

must be made of the operand in the A register without destroying the contents of A.

LOGICAL INSTRUCTIONS

The logical instructions are instructions that can be used only with 8-bit operands. Here again, as in the case of the arithmetic instructions, the A register is used as the destination for the result. There are three types of logical instructions: ANDS, ORS, and exclusive ORS (XORS).




Fig. 5-15. Logical operations.

The AND, OR, and XOR are shown in Fig. 5-15. The AND operation puts a one bit in the result if both the bits in each operand are a one. If both bits are not ones, a zero goes into the result bit position. Each bit position is considered by itself. The OR operation puts a one bit in the result if either (or) bit of the operands is a one. The XOR puts a one bit in the result if one but not both bits are a one. ANDS and ORS are used quite extensively in Z-80 programs to manipulate data bits. Many examples will be found in the software descriptions.

JUMPS, CALLS, AND RETURNS

Up to this point we've talked a little bit about sequences of instructions and conditional and unconditional branches. The typical program was described




Fig. 5-16. Conditional jump: example.

as having many different paths. The exact sequence of instructions taken depends upon the results of adds, subtracts, compares, and other operations. The results, of course, are reflected in the state of the flags. Conditional jumps may be made if the result is minus, positive, zero, nonzero, overflow, nonoverflow, and other conditions. In the sequence of code shown in Fig. 5-16, for example, one path is taken if the result is negative, and another if the result is positive. Each of the conditional jumps is a separate instruction that tests one flag and causes a jump to a specified location if the condition is met. If the condition is not met, the next instruction in sequence after the jump is executed.

Of course, there are unconditional jumps in the Z-80, also. The JP instruction always jumps to the specified location. Unconditional jumps are necessary because the flow of the program occasionally has to be altered to get around blocks of data, or because a set of instructions has to be entered again. The last instruction shown in Fig. 5-16 will always jump to location 555 after the preceding instructions have been executed.

As mentioned earlier, performing an unconditional or conditional jump does not save the location of the jump. If we want to come back to the same location, the programmer must include the address of the location and specifically put it in the program. However, there are instructions in the Z-80 (and in other computers) that do save the return address. Let's look at the reason for having such a set of instructions.

Suppose that at 100 different points in the program we had to execute the instructions of "ADD A,25," "SUB A,C," and "ADD HL,1234" (see Fig. 5-17).




Fig. 5-17. Subroutine use.

Those three instructions take up six bytes of memory space. Because they are executed 100 times, 600 bytes of memory are used up. We can make a subroutine out of the instructions, however, and put them at only one point in the program, saving close to 300 bytes of memory. This is done by calling the sequence of instructions by a CALL instruction at the 100 points in the program. The CALL will jump to the sequence of instructions and save the address of the instruction after the CALL in the stack. The instructions will be executed, and a RET(urn) instruction will retrieve the return address from the stack and return to the location following the CALL. Net savings: 293 bytes. Subroutines are continually used in Z-80 and other computer programs to save memory space for repeated segments of code such as this.

The action of saving the return address is automatically performed by the cpu when the CALL instruction is executed. The current contents of the program counter (PC), which holds the next instruction address after the CALL, is pushed onto the stack. Later, the RET instruction pops the stack, retrieves the return address, and effectively causes an unconditional jump by forcing it into the PC. (We'll discuss stack actions in more detail later.) CALLs may be unconditional (CALL) or conditional upon the Z flag, P/V flag, and other cpu flags. RETurns may also

be conditional or unconditional. All in all, there are quite a few ways to alter the sequence of instructions by jumps, calls, and returns.

STACK OPERATIONS

The memory stack may be thought of as building down in memory, as shown in Fig. 5-18. Each time a CALL is made, another address is put on the stack. Each address consists of two bytes. The stack pointer (SP) register is adjusted to point to the next stack location for every byte pushed onto the stack. The current location in the SP represents the location of the last byte pushed onto the stack. Whenever a RET(urn) instruction is executed, two bytes are retrieved (popped) from the stack and the SP is adjusted by two to point to a higher memory location. The stack area is initially set by loading the SP register with the first location to be used for the stack +1. As the stack builds downward, it is advisable to locate it in the highest memory location. In EZ-80 programs the stack area is initialized at 87FH (2175 decimal), the very top byte of the RAM memory area.

In addition to addresses being pushed onto the stack, register pairs may be pushed onto the stack for temporary storage. The instruction that pushes a register pair onto the stack is PUSH and the instruction that pops the register pair from the stack is POP. Fig. 5-19 shows a PUSH of register pair BC and a POP into the IX register (in effect, a load of IX with BC).

As CALLs may be nested (a CALL within a CALL within a CALL within . . .) and any number of PUSHes may be used to store data, the stack area may rapidly build downward. However, each PUSH must have a POP and each CALL a RET(urn) so that




Fig. 5-18. Stack use.




Fig. 5-19. PUSHes and POPs.

a practical stack area is probably less than 30 bytes for most programs.

A third use of the stack area in the EZ-80 and other Z-80 microcomputers is for storage of the return address for *interrupts*. Interrupts signal external events that require action and may come at any time; they are *asynchronous* events not related to cpu timing.

The only interrupt used in the EZ-80 is the NMI interrupt, the non-maskable interrupt, which occurs every ½00 of a second so that the EZ-80 can keep track of real time. When the NMI occurs, the program may be executing virtually any instruction. Because the interrupt requires a jump to an NMI routine, the address of the interrupted instruction must be saved for a subsequent return to the interrupted point. The NMI action causes the cpu to automatically save the return address in the stack. After the NMI interrupt has been processed, an RETI instruction pops the stack, loads the PC with the return address, and causes a return to the interrupted location.

As the NMI processing requires use of the cpu registers and flags, they must somehow be kept intact for the return. This may be done by temporarily saving them in the stack and restoring them just before the return. In the EZ-80, however, the primed registers are used instead. In effect, the nonprimed registers are used for all processing except the NMI processing; the primed registers are used for NMI processing. The switch is made by EX AF,AF' and EXX upon entering the NMI processing routine, which makes the primed registers active.

These two instructions simply switch each set of eight cpu registers, making the active set inactive and the inactive set active. Immediately before the RETI,




Fig. 5-20. General register exchanges.

the registers are switched again (see Fig. 5-20). In this way the nonprimed registers are kept intact.

ROTATES AND SHIFTS

The rotate and shift instructions in the Z-80 operate upon cpu registers, and, in some cases, memory locations.

The rotate instructions rotate 8 or 9 bits to the right or left one bit position, as shown in Fig. 5-21. The bit rotated out of the left or right end of the cpu register or memory location replaces the bit on the opposite end for an 8-bit rotate. At the same time, the bit goes into the carry flag. The bit "shifted out" can then be tested for a one or zero by a conditional jump such as JP NC, JumP if No Carry. Nine-bit rotates operate in the same manner except that the bit shifted out replaces the previous contents of the carry




Fig. 5-21. Rotate operations.

flag. The previous contents of the carry goes into the opposite end of the register or memory location. Both 8- and 9-bit rotates find use in Z-80 programs, many times shifting cpu registers rather than memory locations.

Shifts in the Z-80 fall into two categories, logical shifts and arithmetic shifts (see Fig. 5-22). Logical shifts shift one bit position at a time right or left with a zero filling in the vacated bit position. The arithmetic shift (SRA) shifts a cpu register or memory location one bit position right. The sign bit duplicates itself as the shift is made. This has the effect of extending the sign bit as the number in the operand is shifted. Both logical and arithmetic shifts are used in Z-80 programs. The logical shift finds more extensive use than the arithmetic, however. (A logical shift left multiples by a power of two, while a logical shift right divides by a power of two.) Both types of shifts set the carry flag to the value of the bit shifted out of the register.

BIT SET, RESET, AND TEST

The instructions in this group allow a programmer to set, reset, or test any bit position in most cpu registers and all memory locations. This saves several instructions as the alternative way to perform this operation is to do a load, AND or OR, and store. The




Fig. 5-22. Logical and arithmetic shifts.




Fig. 5-23. Bit instruction operation.

bit instruction performs the same operation with one instruction. Fig. 5-23 shows an example of each of the three types operating on the cpu B register. The format of this type of instruction includes a "bit" specifier that defines which bit of the cpu register or memory location is to be acted upon. Bit positions in the Z-80 are numbered 7-0 from left to right, each number corresponding to the power of two that is represented, as shown in Fig. 5-24.

I/O OPERATIONS

Input/output instructions have been discussed in preceding chapters in relation to the architecture of the EZ-80. There are two basic i/o instructions: read (RD) and write (WR). The two instructions we will use in the EZ-80 use the A register for both input and output, although another type uses a slightly different scheme (see Appendix D).

The format of the read instruction is RD A,(NN),



Fig. 5-24. Bit position numbering.

where NN is an i/o address of 0 to 255. The valid i/o read address in the EZ-80 is 2, and refers to the 8255 PPI input register. When data is being read from the keyboard (when the keyboard is being scanned), the A register must contain an address of 80H, 40H, 20H, or 10H before the read to scan the appropriate row bit. When data is being read from the input lines IN1-IN5, the A register address is not required.

The format of the write instruction is WR (NN),A, where NN is an i/o address of 0 to 255. Valid i/o addresses in the EZ-80 are 0 and 1. A WR (0),A outputs data in the A register to the LED display. A WR (1),A outputs data in the A register to the output lines OUT1-OUT6.

MISCELLANEOUS INSTRUCTIONS

The preceding discussion briefly describes 90 percent of the instructions used in typical programs written for the EZ-80 and for most other Z-80 programs. There are many other instructions that are not used as frequently in Z-80 programs. Some of them are very simple, such as NEG, which negates the value in the A register, and some of them are very complex, such as LDIR, which moves an entire block of memory from one area in memory to another. Instructions not described above will be discussed as they appear in the application programs for the EZ-80, and are also referenced to Appendices D and E.

CHAPTER 6

Z-80 Assembly Language—Addressing and Formats

This chapter discusses the several addressing types available in the Z-80 instruction set. Some Z-80 instructions have no addressing variations, while others offer several variations to address either cpu registers or memory locations. Once the instruction and addressing possibilities are known, a set of instructions for an EZ-80 program can be either hand assembled or assembled automatically. If the reader does not want to create his or her own programs for the EZ-80, he or she may want to scan the applications programs and investigate their approach to solving applications problems.

ADDRESSING MODES OF THE Z-80

What are addressing modes and why are they necessary? Some instructions perform a specific predefined set of actions. No variations are possible, An example of this type of instruction is the CPL instruction. The CPL always operates on the A register, changing all ones to zeros and all zeros to ones (Com-PLement Accumulator). This action cannot be performed on any other cpu register. We could use this scheme of unique instructions and create hundreds of predefined instructions in the Z-80 or another microprocessor. However, this approach is somewhat limiting. Do we only permit an add of the B register to the A register? Or do we allow all registers to be added? Do we allow only cpu registers to be added, or do we allow memory locations? The reader can see that it is useful to take a generic instruction such as an ADD and allow variations on the source operand. This generic approach is used on many instructions in the Z-80 to create a general-purpose instruction set.

Another reason for having different addressing modes for instructions in the Z-80 relates to the antecedents of the Z-80. Its grandfather, the 8008, had a limited way of addressing memory. Its father, the 8080, had incorporated these methods and added more powerful addressing capability. The Z-80 ex-

panded even further on this addressing capability, while retaining all of the 8008 and 8080 instruction types and addressing modes.

The basic addressing types in the Z-80 instruction set are:

Implied Addressing
Immediate Addressing
Register Addressing
Register Indirect Addressing
Extended Addressing
Page 0 Addressing
Relative Addressing
Indexed Addressing
Bit Addressing

IMPLIED ADDRESSING

Implied addressing is the case mentioned above, a specific predefined set of operations for an instruction. Some implied instructions are NEG (Negate Accumulator), SCF (Set Carry Flag), and NOP (No Operation). These and other instructions perform simple operations, or are limited to operations on the A register. Format examples are shown in Fig. 6-1.

IMMEDIATE ADDRESSING

We've already mentioned immediate addressing, but let's discuss it a bit more. In immediate addressing the *operand* is in the second or second and third bytes (in most cases) of the instruction. The *immediate* data may be either an 8-bit value or a 16-bit value. The first byte of the instruction is an *op code*, or operation code that defines the instruction type and which the cpu uses in decoding the instruction.

An example of an 8-bit immediate instruction is shown in Fig. 6-2, which shows the ADD A,N instruction. The first byte is 11000110 (C6H) and is fixed. This is the op code for the ADD A,N. The second byte




Fig. 6-1. Implied addressing examples.




Fig. 6-2. Eight-bit immediate addressing example.

is "N." N stands for an 8-bit operand from 0 to +127, or from -1 to -128 (twos complement form). The instruction ADD A,35, for example, has a 35 decimal (23H) in the second byte. When the instruction is executed, 35 will be added to the contents of the A register and the result will be put into the A register. The flags will also be affected. Eight-bit immediate instructions are found for loads (LD B,38), arithmetic instructions (ADD A,0FEH), logical instructions (OR 59), and others. In the instruction format the immediate data never has parentheses around it.

An example of a 16-bit immediate instruction is shown in Fig. 6-3. The instruction is LD HL,NN. The first byte of the instruction is the op code 0010 0001 (21H) and is fixed. The second and third bytes are the immediate operand NN. NN stands for a 16-bit operand from 0 to +32,767, or from -1 to -32,768 (twos complement). As an example of a specific immediate load, look at LD HL,1000 in the same figure. LD HL,1000 will load the decimal value 1000 into the HL register pair. Decimal 1000 is 3E8 in hexadecimal or 0000 0011 1110 1000 in binary. Note that the second byte holds the low-order 8 bits of 1110 1000 while the third byte holds the high-order 8 bits

LD HL,NN (LOAD HL IMMEDIATE)

0 0 1 0 0 0 0 1	BYTE 0 (21H)
N	BYTE 1) (16-BIT
N	BYTE 2 J (10-011

LD HL,1000

	0	0	1	0	0	0	0	1	BYTE 0	(21H)
	1	1	1	0	1	0	0	0	BYTE 1	(1000)
i	0	0	0	0	0	0	1	1	BYTE 2	(1000)

Fig. 6-3. Sixteen-bit Immediate addressing example.




Fig. 6-4. Single register addressing format.

of 0000 0011. This somewhat strange orientation holds throughout all Z-80 instruction and data formats. The high-order byte is always first (low memory address) followed by the low-order byte (high memory address). Sixteen-bit immediate addressing is used for immediate loads of register pairs and 16-bit registers in the Z-80.

REGISTER ADDRESSING

Register addressing is easily understood. We could say that we had seven separate instructions for an ADD of a cpu register to the A register: ADD A,B; ADD A,C; ADD A,D; and so forth. Instead, we put the instruction in general form and say that we have a register field, as shown in Fig. 6-4. Here the 10,000 bits are fixed, but the low-order three bits are used to specify a cpu register. Thus 000 stands for B, 001 for C, and so forth, as shown in the figure. This same type of general approach is used in other instructions. The ADD HL,SS instruction adds a specified register pair to HL. The "SS" is a two-bit field as shown in Fig. 6-5, and specifies either BC (00), DE (01), HL (10), or SP (11). Here again, there could have been four "implied" instruction types, but to save time and space the ADD HLSS format was used. The "field" concept is used in many instructions in the Z-80. Depending upon the instruction, different codes are used for the registers. A cpu register is always specified by a three-bit field with the coding shown in Fig. 6-4. Register pair codes vary with the instruction type as shown in Fig. 6-5. These codes are repeated to avoid confusion in Appendix E, "Z-80 Operation Code Listings." Most instructions of this type are one byte long.

REGISTER INDIRECT ADDRESSING

Register indirect addressing is a carryover from the 8008 instruction set. In the 8008 a single register pair, HL, was used to address memory operands for every instruction that used a memory operand. The HL register pair had to be loaded with a memory address before the memory reference instruction was executed.





Fig. 6-5. Register pair field coding.

Fig. 6-6 shows this sequence. First the HL register is loaded with 803H, the RAM memory address. Next, the ADD A,(HL) instruction is executed. The ADD A,(HL) finds the second operand for the ADD by using HL as a register pointer to memory address 803H. The contents of 803H is read and added to the A register with the result going to the A register.

The 8080 expanded upon this concept by allowing BC and DE to be used as register pointers in identical fashion. The disadvantage of this method is that the memory operand cannot be referenced directly. Every time an instruction uses the form (HL), (DE), or (BC) as the source (rightmost) operand, this register indirect form of addressing is being used. Examples of this are shown in Fig. 6-7. This is not necessarily a bad way to access memory operands, but it does have an historical basis. Instructions using this type of addressing are loads, arithmetic, logical, increments, decrements, bit instructions, and others. All instructions of this type are one-byte instructions.



HL,803H

A, (HL)

LOAD POINTER REGISTER

ADD CONTENTS OF 803H

LD

ADD

Fig. 6-6. Register pointer use.





Fig. 6-7. Register indirect addressing examples.

EXTENDED ADDRESSING

This form of addressing was added in the 8080 and is powerful. Here the memory operand address does not first have to be put into a register pair to be used as an indirect pointer. The memory operand can be referenced directly, as in LD A,(803H) which loads the A register with the *contents* of memory location 803H, or LD HL,(803H), which loads the HL register pair with the contents of 803H (to L) and 804H (to H) (see Fig. 6-8). This form of addressing is used only for loading the A register or register pairs, for a comparable store operation, for jumps, or for calls.



BYTE 0

(3AH)

(LOAD A DIRECT)

0 0 1 1 1 0 1 0

LD A,(NN)

Fig. 6-8. Extended addressing examples.

When extended addressing is used, the memory address in the instruction is in the second and third bytes, and is in reverse format. The low-order byte of the address (0000 0011 in this case) is in the second byte, and the high-order byte (1000 0000) is in the third byte. Extended addressing instructions are usually three-byte instructions, with the first byte representing the op code.

PAGE 0 ADDRESSING

Page 0 addressing is only used for eight instructions, the restart (RST) instructions. The RSTs are one-byte instructions that are equivalent to a CALL. Recall that the CALL jumped to a subroutine and stored the return address in the stack. The CALL is a three-byte extended addressing type of instruction that




Fig. 6-9. RST vs. CALLs.

pecifies the jump address in the second and third ytes of the instruction, as shown in Fig. 6-9. The tST performs exactly the same function as the CALL. t jumps to a subroutine location and stores the return ddress in the stack. The RST, however, can only ump to one of eight locations: 0, 8, 16, 24, 32, 40, 48, r 56 in page 0 (locations 0-255). The location for he CALL is encoded in a 3-bit field in the RST as hown in Fig. 6-9. The RST is used for commonly used ubroutines called many times in the program (it has nother use in interrupt processing not implemented in he EZ80).

RELATIVE ADDRESSING

Relative addressing is used only for certain types of two-byte jumps. Let's compare the two types of ddressing used in jumps. In a three-byte JP the first byte is the op code, and the second and third are the ddress in reverse format. The address specified is in absolute address that refers to a specific memory ocation. In a two-byte JR the first byte is the op code and the second byte is a relative address. Relative o what? Relative to the current contents of the program counter, PC. But the PC points to the next intruction after the JR! That's correct. The relative ump finds the location for the jump by adding the contents of the PC with the displacement field in the econd byte of the JR. As this may be 0 to +127, or -1 to -128, the IR may cause a jump up to 127 locaions forward or up to 128 locations back from the ocation of the instruction. If the JR were located at ocation 100H, and a jump to 110H was required (see Fig. 6-10), then the displacement value in the second byte of the instruction would be (110H-102H), or EH or 14 decimal. The value 102H was used because the PC really points to the location after the IR; the IR starts at 100H, but the PC points to 102H.

Relative jumps save one byte in length over a diect jump. Furthermore, because they do not specify




Fig. 6-10. Relative jump example.

an absolute address, they are relocatable—they can be moved anywhere in memory and still jump n number of bytes forward or back from the JR instruction. When a relocatable JR is combined with other relocatable instructions, a relocatable code segment is defined which does not have to be redefined (reassembled) for different locations in memory.

INDEXED ADDRESSING

The most complex form of addressing in the Z-80 is indexed addressing. In indexed addressing the contents of one of the two index registers IX or IY is added with a twos complement displacement byte in the instruction, as shown in Fig. 6-11. The result of this add is the address used to read the operand of the instruction.




Fig. 6-11. Indexed addressing operation.


Consider the indexed instruction ADD A,(IX+20H). If the IX register contained 840H, then the effective address obtained by adding IX and the displacement byte of 20H is 860H. The add will add the contents of memory location 860H with the contents of the A register and put the result in the A register. As in the case of the relative addressing mode, the displacement byte can be positive or negative. Fig. 6-11 also shows an example of an ADD A,(IX-20H), where the displacement byte contains the negative displacement E0H (-20H or -32). In this case the effective address is 840H + (-20H) or 820H, and the add will use the contents of memory location 820H for the operand to be added to A.

Indexed addressing can be used to good advantage in accessing *tables* of data. The index register, IX or IY, is set to the beginning of the table and data can be read by changing the displacement value in the instruction.

All indexed instructions use two bytes for the op code. The only effect of this is to make instruction execution somewhat longer (and to generate two M1 cycles—see Chapter 2).

BIT ADDRESSING

The last instruction addressing type is bit addressing. Bit addressing is used only for the bit set, reset, and test instructions. These instructions may use register, register indirect, or indexed addressing and the bit addressing really refers to the field in all of these






Fig. 6-12. Bit addressing.

instruction types that specify the bit to be used in the instruction, as shown in Fig. 6-12. The bit field specifies which bit 7 through 0 (left to right) is to be set, reset, or tested. The byte in which the bit is located is either a cpu register (register addressing) or memory location (register indirect or indexed addressing).

USING THE Z-80 INSTRUCTION SET

How does one wade through the swamp of Z-80 instructions to select the best instructions to perform a certain task? As mentioned in the last chapter, there are no precise rules on how to put together instructions into a program. Because the execution speeds are very fast—hundreds of thousands of instructions per second—even an inefficient program will probably be fine for a particular task.

To illustrate this idea let's discuss a typical problem and write several programs to solve it. The problem is this:

PROBLEM

Find the smallest of 16 positive numbers. The numbers are located from 810H through 81FH in EZ-80 memory, as shown in Fig. 6-13.

In the solutions to this problem, we'll refer to Appendix D, the instruction set of the Z-80 grouped in a functional basis, and Appendix E, a detailed description of the Z-80 instruction set.




Fig. 6-13. Coding example.

This problem obviously involves a compare of one number to another, so a CP (compare) instruction is called for. We must load each number, one at a time, into the accumulator and compare it with the last smallest. At the end of 16 compares, the A register will hold the smallest number of the 16.

Solution 1

The code below shows one solution to the problem. Register B holds the smallest number throughout for comparison with the next number in A. At the end the smallest number in B is transferred to A. Each number is loaded into A by an extended addressing load, the compare is done, and if the new number is smaller than the old, it replaces the old as the smallest number up to that point. Initially, B is loaded with +127 to ensure that some number is smaller (or that all numbers are +127).

NEXT1	LD B,127 LD A,(810H) CP B JP P,NEXT1 LD B,A LD A,(811H) CP B JP P,NEXT2 LD B,A	Smallest number Load first number Compare A to B (A—B) Jump if A—B is positive New smallest Load second number Compare A to B Jump if A—B is positive New smallest
NEXT2	•	
NEXT15	LD A,(81FH) CP B JP P,NEXT16 LD B,A	Load sixteenth number Compare A to B Jump if A—B is positive New smallest
NEXT16	LD A,B	A now has smallest

The instructions above repeat the same operation 16 times. (The dots indicate similar operations not listed.) The next number is loaded, compared, and put into B if it is smaller than the current smallest. The JP P,NEXTX jumps around the transfer if the new number is not smaller. (The label NEXTX is used to indicate where the jump will be. In fact, this will be replaced by numeric value in the instruction, but for now it serves to represent the actual numeric location. The "P" in the "JP P, . . . " represents the conditional jump, Jump if Positive. This program will work but is quite long. If we had to compare hundreds of numbers, the program would be quite unwieldy.

Solution 2

One way to shorten the program would be to make a subroutine out of the instructions CP, JP, and LD, which are repeated 16 times. This could be done by:

LD B,127 LD A,(810H) CALL COMP LD A,(811H) CALL COMP	Smallest number Load first number Compare and switch Load second number Compare and switch
LD A,(81FH)	Load sixteenth number

	CALL COMP LD A,B	Compare and switch A now has smallest
COMP	CP B JP P,NEXT	Compare A to B (A—B) Jump if A—B is positive
NEXT	LD B,A RET	New smallest Return

The subroutine designated COMP performs the three operations and can be CALLed from 16 points in the program. It returns to the return address by the RET instruction. The label COMP in the CALL instruction is a *symbolic* representation of the actual numeric value that will be used in the code for the CALL.

Solution 3

The code above is shorter (38 instructions instead of 66), but still not too efficient. Let's use the register indirect capability to load each of the 16 data values.

	LD C,16	Count of 16
	LD HL,810H	Load pointer
	LD B,127	Smallest number
LOOP	LD A,(HL)	Get next number
	CP B	Compare A to B (A—B)
	JP P,NEXT	Jump if A—B is positive
	LD B,A	New smallest
NEXT	INC HL	810, 811, 812, 813, , etc.
	DEC C	Count —1
	JP NZ,LOOP	Jump if count not zero
	LD A,B	A now has smallest

This program is quite short. The key to its operation is a loop. Instead of making 16 loads of LD A, (810H), LD A,(811H), etc., the program loops back 16 times to location LOOP. Each time it loops back HL points to a new location. HL initially starts off at 810H, but is incremented by one in the INC HL instruction. A count of 16 in the C register is decremented by the DEC C instruction. This count varies from 16, 15, 14, . . . , and so on down to 0. When it reaches zero, the zero flag is set and the conditional branch JP NZ,LOOP is not made—the LD A,B is executed instead. The concept of the loop is very powerful and used extensively in programs.

LOCATION	LENGTH		
0	2	LD	C,16
	3	LD	HL,810H
	2	LD	B,127
	1 L0	OP LD	A,(HL)
	1	CP	В
	3	JP	P,NEXT
	1	LD	B,A
	1 NE	XT INC	HL
	1	DEC	C
	3	JP	NZ,LOOP
	1	LD	A,B

Fig. 6-14. Assembling example 1.

ASSEMBLING THE PROGRAM

Now that the program has been defined, let's generate the code used by the Z-80. The EZ-80 uses the EPROM area to hold programs, so we'll use the EPROM locations starting from memory location zero. The numbers on the extreme left represent the locations that will hold the code. First of all, we must know how long each instruction is. We can find this out by reference to Appendix E, which gives the length in bytes. Write down the lengths before each instruction, as shown in Fig. 6-14.

Now we can assign a location to each instruction by adding the length in bytes to the last location, as shown in Fig. 6-15. These will be *hexadecimal* locations. Conversion from decimal to hex can be done by reference to Appendix B.

LOCATION	LENGT	H		
0	2		LD	C,16
2	3		LD	HL,810H
5	2		LD	B,127
7	1	L00P	LD	A,(HL)
8	1		CP	В
9	3		JP	P,NEXT
C	1		LD	B.A
D	1	NEXT	INC	HL
Ε	1		DEC	C
F	3		JP	NZ,LOOP
12	1		LD	A,B

Fig. 6-15. Assembling example 2.

Now we can construct each byte of the instruction, based on the number of bytes in the instruction. Draw a line for each byte required, as shown in Fig. 6-16. By reference to Appendix E we can now fill in the op codes and operands of each instruction. The LD C,16, for example, is two bytes long with an op code of 00001110 or 0EH. (The code in the C register 001 has been included.) The immediate value of 16 goes in the second byte as 10H. Some of the operands are memory addresses. Location LOOP is actually numeric location 0007H, for example. A reference to this location is made in JP NZ,LOOP, and the second and third bytes of the instruction are filled in with the reverse form of the memory address. In this manner the entire program can be hand assembled. The result is shown in Fig. 6-16.

The hand assembly process at first seems very difficult. There are many hobbyists doing exactly this, however, and the reader will find that after a while the process goes very rapidly and mechanically.

Is there an easier way to assemble a program? Yes, there is, but the reader must have access to a micro-computer built around the Z-80, such as a Radio Shack TRS-80 or similar personal computer. These micro-computers enable automatic assembly of a program

by a program called an assembler. All of the programs in this book have been automatically assembled by an assembler running on a TRS-80 and we will take a look at the *format* of such an assembly. (The author has also done his share of hand assembly, and assures you it is quite feasible!)

163	you i	.t 15	quite	Ica	sinie:	,		
OCATI		_		LENGI	Ή			
0 2 5 7 8 9 C D E F	21 1 06 7 7E 2 B8 2 F2 0 47 23 0D	F	3	2 3 2 1 1 3 1 1 1 3 1	LOOP NEXT	LD LD LD CP JP LD INC DEC JP LD	C.16 HL.810H B.127 A.(HL) B P.NEXT B.A HL C NZ.LOOP A.B	
	EXAMI	PLES						
	1	0 0	0 0 1	1 1	0 0 0	0 1	0 0 0 0	= 0E 10
			C REG		_	10H =	16	
$(2) \underbrace{ \begin{bmatrix} 1 & 0 & 1 & 1 & 1 \end{bmatrix} \begin{bmatrix} 0 & 0 & 0 \end{bmatrix}}_{B \text{ REG}} = B8$								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
16-BIT DIRECT ADDRESS, REVERSE ORDER								

Fig. 6-16. Assembling example 3.

The format of program listings in this book is shown in Fig. 6-17. The right-hand two-thirds of a listing represents the *source* program that was written down by the programmer. The left-hand one-third represents the automatic *assembly* of the program. The extreme left-hand column is the memory location of the first byte of the instruction. The next column is the hexadecimal representation of the one to four bytes of the instruction (each byte consists of two hex digits). The third column is the *line number* of the instruction. These are arbitrary ascending numbers used only for reference purposes.

There are certain other assembler-related operations that replace the operation code mnemonic. These will be described in Section 3 of the book as the applications programs for the EZ-80 are described. This chapter was meant to give the reader some feeling for the operations involved in programming and assembling programs for the EZ-80. If you do not want to program your own applications, you can get by quite nicely using the applications programs provided.

ASSEMBLY

SOURCE PROGRAM

0049	C249ØØ	00620	RAM1Ø	JР	NZ , RAM1Ø	LOOP HERE ON ERROR
00 40	2F	00630		CPL.		5-1 TO A
ØØ 4D	320208	00640		LD	(8 0 2H),A	;STORE -1
	3A0208	00650		L.D	A+(8Ø2H)	GET CONTENTS
0053		0 0660		INC	Α	TEST FOR ALL ONES
	C25400		RAM2Ø	JP	NZ + RAM2Ø	LOOP HERE ON ERROR
	21FFFF	00680		LD	HL , -1	FOR DELAY CNT
	Ø1FFFF	00690	DANZO	LD	BC,-1	FOR DELAY DECREMENT
ØØ5D	DA5DØØ	00710	RAM3Ø	ADD JP	HL, BC	DECREMENT COUNT
ผผมธ	T/M"TYRR	00710		JF	C,RAM30	;LOOP IF NOT 64K
				CHAPT DA	AM MEMORY TEST	
		00730		DRUKT K	an menoki iebi	
Ø1Ø14. 1	3E12		, MEMTST	LD	A:12H	FOR TEST 2
	1804	00770	MENTO	JR	69H	BYPASS NMI VECTOR
AT AT CO	T CAN-L	00770	•	OIV	G 711	TENTAL MILE VECTOR
				ERRUPT VE	ECTOR	·
		00800			e. W. 1 W. 1 V	
0066		00810		ORG	66H	
0056	C361Ø1	00820		JP	NMIHAN	;GO TO PROCESS NMI
0069		00830		ORG	69H	
0069	D3ØØ	ØØ 835		OUT	(Ø),A	;OUTPUT TO LEDS
ØØ6B	210208	00840		LD .	HL,802H	START OF RAM
00 6E	Ø 670	ØØ85Ø		LD	B,124	;SIZE OF RAM -WORKING
0070		00 860		XOR	Α	;Ø TO A
0071			MEM10	L.D	(HL)•A	STORE ALL ZEROES
0072		00880		LD	A, (HL)	GET STORED VALUE
	FEØØ	00890		CP	0	;IS IT ZERO?
	C275ØØ		MEM2Ø	JP	NZ,MEM2Ø	LOOP HERE ON ERROR
0078 0079		00910		CPL.	710 S A	5-1 TO A
ØØ74		00920 00930		LD LD	(HL);A A;(HL)	;STORE ALL ONES ;GET STORED VALUE
ØØ7B		00730		INC	A	; IS IT -1
	C27CØØ		MEM3Ø	JP	NZ • MEM3Ø	LOOP HERE ON ERROR
007F		00955	1 That I talk the	INC	HL	BUMP POINTER
	10EF	00960		DJNZ	MEM1Ø	; CONTINUE HERE FOR 128
0082	21FFFF	00970		LD	HL:-1	FOR DELAY CNT
0085	Ø1FFFF	00980		LD	BC,-1	FOR DELAY INC
0088	0 9	00990	MEM4Ø	ADD	HL,BC	DECREMENT COUNT
0089	DA8800	01000		JP	C, MEM4Ø	;LOOP HERE IF NOT 64K
		01010				
				NMI/CLK I	FREQUENCY TEST	
9900	75.4.7	01030	•			
	3E13 D300	Ø1050		LD OUT		FOR TEST 3
	213075	01050		LD	(0),A HL,30000	
	CD5301	01070		CALL	DELAY	30 SEC DELAY AT 1 MHZ
0075		01080		XOR	A	;0 TO A
	D300	01090		OUT	(Ø),A	;CLEAR LEDS
	211027	01100		LD	HL, 10000	;10 SEC DELAY
	CD5301	01110		CALL	DELAY	
	2138FC	01120		LD	HL,ØFC3BH	FINAGLE FACTOR FOR 10
	220008	01130		LD	(TIME),HL	;INITIALIZE RTC CNT
00A5	3E13	01140		LD	A, 13H	SECOND PART OF TEST 3

Fig. 6-17. Program listing format.

58

However, if you do choose to learn assembly-language programming, you may want to study the programs in detail and try your hand at many different applications that can be performed on the EZ-80.

For the more serious reader, Sams' publication *The* Z-80 *Microcomputer Handbook* by this writer may be consulted for additional information on Z-80 programming and hardware aspects.

SECTION 2

EZ-80 Construction

CHAPTER 7

Construction of the EZ-80

This chapter describes the construction of the EZ-80 microcomputer. The EZ-80 consists of five parts: the power supply, keyboard, microcomputer board, applications area, and optional large-digit display, as shown in Fig. 7-1. The cabinetry containing the EZ-80 may be as elaborate as the reader desires. The chassis used in the examples of this book is a relatively inexpensive slope-front chassis measuring 9 inches deep by 7 inches wide by 3 inches high or 22.86 by 17.78 by 7.62 cm (see Fig. 7-2). It nicely accommodates the microcomputer board and power supply and provides a convenient mounting for the 12-key keypad and LED display. This cabinetry is an embellishment and the EZ-80 can be just as easily used in a more simple chassis.

The EZ-80 was designed to utilize inexpensive computer components. Obtaining all of the parts should be no problem in a metropolitan area. For those not near the computer stores and electronic parts suppliers of a larger town, all of the parts are offered through numerous mail order parts distributors that advertise in magazines such as *Kilobaud Microcomputing*, *Popular Electronics*, and *Radio Electronics*. Chart 7-1 lists all parts required for the EZ-80.

Two basic types of construction are possible for the microcomputer board: wire-wrap and printed-circuit construction. Both types are explained in detail in this chapter. The wire-wrap technique requires some inexpensive wire-wrap tools and a little more patience than the printed-circuit board construction. A complete set of printed-circuit board layouts is shown in Appendix F for those who have the facilities to etch the board, the description of which is beyond the scope of this book. Another alternative is a complete kit of parts that includes a double-sided printed-circuit board. Information about the kit may be obtained by writing:

Micro Applications P. O. Box 3568 Mission Viejo, CA 92692

WIRE-WRAPPING THE MICROCOMPUTER BOARD

The wire-wrap technique of building the EZ-80 microcomputer board is shown in Fig. 7-3. A phenolic "perfboard" measuring approximately 4 by 8 inches (10.16 by 20.32 cm) is predrilled with a matrix of 0.042-inch (0.1 cm) holes with spacing of 0.1 inch (0.25 cm). This hole spacing matches the spacing on wire-wrap sockets shown in the figure. The wire-wrap sockets are semiconductor chip sockets with long square pins. Once all the sockets have been mounted, connections are made between pins by wrapping a thin 30-gauge solid wire around a pin, running the wire to the required connections can be made to a single pin.

The wire-wrapping technique offers several advantages. Sockets can be put quite closely together, making a very "dense" board. Fabrication of a printed-circuit board is not necessary. The wire-wrap connections can be made easily and efficiently. The disadvantages are increased susceptibility to noise from close proximity of several types of signals and longer construction times.

The wire-wrap technique is perfectly fine for a small microcomputer such as the EZ-80. The reader should experience no difficulty in constructing the microcomputer board if he or she follows the suggested layout and carefully follows the wire-wrap list of connections.

A completed wire-wrap version of the EZ-80 is shown in Fig. 7-4. The board was constructed by using a DIP plugboard (Vector Electronics 3677). This plugboard has the same hole size and spacing as a bare plugboard. It also has a ground and +5 V etch that is interleaved on the board. This etch allows easy connections of the ground and +5-volt power connections to the sockets. The reader is urged to use this board, or a similar type of board, to mount the




Fig. 7-1. Physical parts of the EZ-80.

sockets. A bare board may be used, but care must be taken in using heavy wire for power connections with soldered connections rather than wire-wrapping. The bare board approach is recommended for experienced builders of electronic projects only.

WIRE-WRAP: TOOLS

The only tool necessary for wire-wrapping is some kind of manual wire-wrap tool, a wire-wrap "pencil," or a wire-wrap gun (see Fig. 7-5). The manual wire-wrap tool is available for a few dollars, while a good quality wire-wrap gun is available for \$30 to \$40.




Fig. 7-2. The EZ-80 microcomputer.

Chart 7-1. EZ-80 Parts List

Prototype Board

DIP Prototype board (Vector Electronics)

Power Supply Section

- 1 LM340-5 or 7805 regulator
- 1 Full-wave bridge rectifier
- 1 Electrolytic capacitor, 1 μF, 5 V
- 1 Electrolytic capacitor, 1000 μF, 25 V
- 1 Cable clamp (optional)
- 1 6-32 machine screw and nut
- Heat sink to fit 340-5 regulator

 Bare and insulated wire

Semiconductor Integrated Circuits

- 1 MCM6810 random-access memory (RAM) (Motorola)
- 1 2758 erasable programmable read-only memory (or 2716 EPROM)
- 1 Z-80 microprocessor (2 or 4 megahertz)
- 1 8255 programmable peripheral interface (PPI)
- 1 MC14511 display driver
- 1 4-segment LED display (or 4 LED displays)
- 1 74368 IC
- 1 74LS04 IC
- 1 7437 IC
- 1 74LS05 IC
- 1 MC4042 IC (Motorola)
- 2 DIP plug, 14-pin
- 1 1-kΩ resistor pack (14-pin, 7 resistors)
- 1 330- Ω resistor pack (14 pin, 7 resistors)

Sockets

- 2 24-pin wire-wrap
- 2 40-pin wire-wrap
- 8 14-pin wire-wrap
- 2 16-pin wire-wrap

Resistors/Capacitors

- 5 0.1-μF disc capacitors
- 1 300-pF, 10-V capacitor
- 1 3.3-μF, 10-V electrolytic capacitor
- 1 22-μF, 10-V electrolytic capacitor
- 1 330- Ω , 1/4-W resistor
- 3 $10-k\Omega$, 1/4-W resistors
- 2 $10-k\Omega$, mini pc board potentiometers

Chassis, Transformer

- 1 Slope-front chassis (optional)
- 1 8-12.6 Vac, 2-3-A filament (or doorbell) transforme
- 1 Fuseholder
- 1 1/4-A fuse
- 1 spst toggle switch
- 1 6-32 machine screws and nuts

Miscellaneous

- 1 Wire-wrap wire
- 1 Plastic sheet or bristol board
- 1 Copper adhesive sheet

Wire-wrap wire is inexpensive (about 25 feet pe dollar) and available in all Radio Shack or other electronic parts stores.

The technique of wire-wrapping is very simple Strip about one inch of insulation off the wire usin wire strippers or the built-in stripper on some wire wrap wire dispensers. Insert the stripped wire int the end of the wire-wrap tool. Insert the tool over th




Fig. 7-3. Wire-wrap construction.

ress the trigger of the gun or rotate the manual tool o wrap the pin. The process and the completed wrap re shown in Fig. 7-6. The completed wrap should ave adjacent wraps close together with no gap, but wraps should not be bunched, as shown in the figure. Ip to three levels of wraps may be used on one pin. 'erfect your technique by wrapping a dozen pins or o before starting assembly.

Unwrapping is done by a manual unwrap tool or by brute force. A pair of long-nosed tweezers may be used to advantage in both unwrapping and "mucking about" in the nest of wire-wraps.

Another tool required in construction is a small oldering iron for making power and component conections. A 30-watt iron will do nicely. Soldering is lso an easy process but requires a little practice. Take certain the iron is hot. Tin the iron by melting older over the tip and then wiping the tip on a moist ponge. The tip should be shiny when properly tinned. When soldering connections, use the minimum of heat




Fig. 7-4. Wire-wrapped EZ-80 board.



Fig. 7-5. Wire-wrapping tools.

and allow the solder to flow freely around the pin or lead. A properly soldered connection will have a somewhat shiny appearance with no large clumps of solder (see Fig. 7-7).

WIRE-WRAP: MOUNTING THE SOCKETS AND PARTS

The following steps should be followed to mount the semiconductor wire-wrap sockets. Refer to Chart 7-1, the parts list for the EZ-80.

1. Mount the 14 wire-wrap sockets on the board in the positions shown in Fig. 7-8. If a bare board is used, the sockets may be glued or epoxyed. If





Fig. 7-6. Wire-wrapping technique.



be soldered.

Fig. 7-7. Soldering technique.

tion. Ideally solder is melted by lead to


a plugboard is used, secure each chip by soldering the two opposing pins to the printed-circuit "pads," as shown in Fig. 7-9, or if no pad is present, by a short wire-wrapping of the pin.

soldered briefly (2 seconds).

2. Mount the two potentiometers R1 and R2, ε shown in Fig. 7-10. These two potentiometer should be as close to the MC4024 at A1 a possible.

enough solder for positive connection

Final joint should be shiny.



TOP VIEW (BARE SIDE)

PIN 1 OF SOCKET
SOCKETS SHOULD STRADDLE
ETCH ON REVERSE SIDE
OF BOARD (NO PINS SHOULD
TOUCH COPPER STRIPS)

Fig. 7-8. Socket layout.




Fig. 7-9. Securing the sockets.

- 3. Mount the power supply components as shown in Fig. 7-11.
- 4. Using short medium-gauge wires (No. 22), solder the following pins to the *ground* bus of the board, as shown in Figs. 7-12 and 7-13.

A1-5	C2-7
A1-7	C3-12


A1-9	D2-7
A2-29	D5-8
A3-1	E1-7
B1-7	E2-8

5. Using short medium-gauge wires (No. 22), solder the following pins to the +5-volt ($V_{\rm CC}$) bus of the board, as shown in Fig. 7-14.

A1-1	C3-24
A1-14	D2-14
A2-11	D5-16
A3-24	E1-14
B1-14	E2-16
C2-26	


WIRE-WRAP: WRAPPING THE SOCKETS

At this point all connections have been made except for the wire-wrap connections and several small components which will be soldered later. The next step is to wire-wrap all required connections. The wire-wrap list given in Table 7-1 shows all necessary wire-wrap connections (there are 128). To make the connections, use as short a length of wire-wrap wire as possible and follow the previous instructions on wire-wrapping techniques. Take care to wrap the right pins. The pins are oriented as shown in Fig.



BOTTOM VIEW (ETCH SIDE)

Fig. 7-10. Potentiometer mounting.



(A) Top view (bare side).




Fig. 7-11. Power supply component mounting.




Fig. 7-12. Socket ground connections.

7-12. Note the ground and $V_{\rm CC}$ connections that already exist.

WIRE-WRAP: CHECKING THE CONNECTIONS

At this point all wire-wrap connections have been made. Each pin of every socket should now be checked for the proper number of wraps: none, 1, 2, or 3, as shown in Table 7-2. These numbers are exclusive of ground or $V_{\rm CC}$ connections. If the proper number of wraps do not match the actual number on the pin, review Table 7-1 to correct the connections.

The next step is to verify that all wire-wrap connections have been properly made by "buzzing out"




Fig. 7-13. Pin to etch connections.

the connections from the socket side of the board. Make a continuity tester as shown in Fig. 7-15, or use a vom (volt-ohmmeter) or other device to check continuity (inexpensive "continuity testers" are sold at many electronic parts stores). Go down the list of Table 7-1 again, checking each connection for con-


Chart 7-2. EZ-80 V_{CC}/GND Pins

Grounds	V _{CC}
A1-5	A1-1
-7	-13
-9	-14
A2-29	A2-11
A3-1	-16
-12	-24
-14	-25
-15	A3-13
B1-7	-24
C2-7	B1-14
-35	C1-1
C3-12	-2
D2-7	-3
D5-5	C2-26
-8	C3-21
りゅ E1-7	-24
5 E2-1	D2-14
E2-8	D5-3
-15	-4
	-16
	E1-14
	E2-16

Table 7-1. EZ-80 Wire-Wrap List

Signal	Wrap Pins	Signal	Wrap Pins
4024 V _{CC}	A1-13 to A1-1	A1	A2-31 to C3-7
1 MHz ČLK	A1-6 to B1-1		A2-31 to A3-22
	B1-2 to A2-6		A2-31 to C2-8
100 Hz NMI	A1-8 to A2-17	A0	A2-30 to C3-8
Z80 V _{CC}	A2-25 to A2-11		A2-30 to A3-23
	A2-24 to A2-25		A2-30 to C2-9
<u> </u>	A2-16 to A2-24	D7	A2-13 to C3-17
MREQ	A2-19 to C3-18		A2-13 to A3-9
	A2-19 to A3-11		A2-13 to C2-27
IORQ	A2-20 to C2-6	D6	A2-10 to C3-16
RD	A2-21 to C2-5		A2-10 to A3-8
WR	A2-22 to C2-36		A2-10 to C2-28
	A2-22 to A3-16	D5	A2-9 to C3-15
A15	A2-5 to B1-3		A2-9 to A3-7
A14	A2-4 to B1-5		A2-9 to C2-29
A13	A2-3 to B1-9	D4	A2-7 to C3-14
A12	A2-2 to B1-11		A 2-7 to A3-6
A11	A2-1 to C3-20		A2-7 to C2-30
	A2-1 to A3-10	D3	A2-8 to C3-13
A10	A2-40 to C3-19		A2-8 to A3-5
A9	A2-39 to C3-22		A2-8 to C2-31
A8	A2-38 to C3-23	D2	A2-12 to C3-11
A7	A2-37 to C3-1		A2-12 to A3-4
A6	A2-36 to C3-2		A2-12 to C2-32
	A2-36 to A3-17	D1	A2-15 to C3-10
A5	A2-35 to C3-3		A2-15 to A3-3
	A2-35 to A3-18		A2-15 to C2-33
A4	A2-34 to C3-4	D0	A2-14 to C3-9
	A2-34 to A3-19		A2-14 to A3-2
A3	A2-33 to C3-5		A2-14 to C2-34
1	A2-33 to A3-20	2758 V _{CC}	C3-24 to C3-21
A2	A2-32 to C3-6	6810 V _{CC}	A3-24 to A3-13
	A2-32 to A3-21	6810 GŇD	A3-1 to A3-12

Signal	Wrap Pins	Signal	Wrap Pins
0.3	<u> </u>		
	A3-12 to A3-14		D4-10 to D3-2
OOFF OND	A3-14 to A3-15		D5-15 to D4-6
8255 GND	C2-7 to C2-35		D4-9 to D3-11
PA7	C2-37 to D2-1		D5-14 to D4-7
	D2-1 to D2-2		D4-8 to D3-9
	D2-3 to D3-1	PB5	C2-23 to E2-2
PA6	C2-38 to D2-4	PB4	C2-22 to E2-14
	D2-4 to D2-5	PB3	C2-21 to E2-4
	D2-6 to D3-12	PB2	C2-20 to E2-12
PA5	C2-39 to D2-9	PB1	C2-19 to E2-6
	D2-9 to D2-10	PB0	C2-18 to E2-10
	D2-8 to D3-4	74368 GND	E2-8 to E2-1
PA4	C2-40 to D2-12		E2-1 to E2-15
	D2-12 to D2-13	PC7	C2-10 to E1-2
	D2-11 to D3-6	PC6	C2-11 to E1-4
MC14511 V _{CC}	D5-16 to D5-3	PC5	C2-12 to E1-6
	D5-3 to D5-4	PC4	C2-13 to E1-8
MC14511 GND	D5-5 to D5-8	PC3	C2-17 to E1-10
PA3	C2-1 to D5-6	PC2	C2-16 to D1-5
PA2	C2-2 to D5-2		D1-5 to C1-14
PA1	C2-3 to D5-1	PC1	C2-15 to D1-6
PA0	C2-4 to D5-7		D1-6 to C1-13
LED Anodes	D5-13 to D4-1	PC0	C2-14 to D1-7
	D4-14 to D3-14		D1-7 to C1-12
	D5-12 to D4-2	KB Address	B1-4 to D1-1
	D4-13 to D3-13		B1-6 to D1-2
	D5-11 to D4-3		B1-8 to D1-3
	D4-12 to D3-3		B1-10 to D1-4
	D5-10 to D4-4	KB Resistors	C1-1 to B1-14
	D4-11 to D3-10		C1-2 to C1-1
	D5-9 to D4-5		C1-3 to C1-2
	128 total	wraps	



BOTTOM VIEW (ETCH SIDE)

•--WIRE-WRAP CONNECTION
JUMPER WIRE SOLDER CONNECTION
WIRE-WRAP ONE END. SOLDER THE OTHER

Fig. 7-14. Socket $V_{\rm CC}$ connections.

Table 7-2. Pins vs. Wire-Wrap

-	Pins	A1	A2	А3	В1	C1	C2	СЗ	D1	D2	D3	D4	D5	E1	E2
-	1	1	2	1	1	2	1	1	1	2	1	1	1	0	2
	2	0	1	1	1	2	1	1	1	1	1	1	1	1	1
	3	0	1	1	1	1	1	1	1	1	1	1	2	0	0
	4	0	1	1	1	0	1	1	1	2	1	1	1	1	1
-	5	0	1	1	1	0	1	1	2	1	0	1	1	0	0
	6	1	1	1	1	0	1	1	2	1	1	1	1	1	1
	7	0	3	1	0	0	1	1	2	0	0	1	1	0	0
	8	1	3	1	1	0	1	1	0	1	0	1	1	1	1
	9	0	3	1	1	0	1	1	0	2	1	1	1	0	0
	10	0	3	1	1	0	1	1 1	0	1	1	1	1	1	1
	11	0	1	1	1 0	0 1	1 1	0	0	1 2	1	1	1	0	0
	12	0	3	2 1		1	1	1			1	1			1
	13 14	1	3 3	2	0 1	1	1	1	0	1 0	1	1	1	0	0 1
	15	U	3	1	1	1	1	1	U	U	'	'	1	U	1
	16		1	1			1	1					1		Ó
	17		1	i			1	1					•		U
	18		ò	1			1	1							
	19		2	1			1	1							
	20		1	1			1	1							
	21		1	1			1	1							
	22		2	1			1	1							
1	23		0	1			1	1							
	24		2	1			0	1							
	25		2				0								
1	26		0				0								
ı	27		0				1								
-	28		0				1								
-	29		0				1								
	30		3				1								
	31		3				1								
	32		2				1								
	33		2				1								
	34		2				1								
- [35		2				1								
	36		2				1								
	37		1				1								
- [38		1				1								
-	39		1				1								
L	40		1				1								




Fig. 7-15. Continuity tester.

tinuity from the top side of the board. Clip leads and common pins will be a help in getting into the IC socket pins.

Use the same technique in checking the pins for $V_{\rm CC}$ and ground connections. Put one lead of the continuity tester on the ground or $V_{\rm CC}$ bus and use the other to probe the IC socket. Refer to Chart 7-2 for appropriate pins.

WIRE-WRAP: FINAL CONNECTIONS

The microcomputer board is now wired except for several small components. These components should be soldered to the pins of the IC sockets after positioning between the pins, as shown in Fig. 7-16. Make certain that the *polarities* on the capacitors are as indicated. The polarity is represented by a "+" sign or "-" sign on the body of the capacitor.

Complete the wiring to potentiometers R1 and R2 as shown in Fig. 7-17.

Connect disk bypass capacitors (0.01 μF each) from the $V_{\rm CC}$ bus to the ground bus at the points shown in Fig. 7-18.

The microcomputer board is now wired. The next step is to construct the simple power supply for the EZ-80. Continue at the "Power Supply Construction" section.

WIRING THE MICROCOMPUTER PC BOARD

The printed-circuit board layout of the EZ-80 is shown in Appendix F of this book. If you have purchased a kit, complete instructions are given to make the solder connections on the board. If you are etching your own board, then presumably you know as much (or more) than the author about construction techniques for pc board construction. The one obvious piece of advice that can be given is to use a socket for the 2758 or 2716, if you wish to use several applications programs or write your own applications programs.

POWER-SUPPLY CONSTRUCTION

The following section assumes that the reader is using a chassis similar to the one shown in Fig. 7-2. If another is being used, mounting of the components may be somewhat different to leave room for the microcomputer board.

The power supply schematic is shown in Fig. 7-19. It is a simple full-wave bridge power supply with all components from the bridge on mounted on the microcomputer board. The remaining components are the line cord, on/off switch, fuse and fuse holder, and





Fig. 7-16. Final component soldering.

transformer. Use the following steps to mount these components.

1. Drill five holes in the chassis, as shown in Fig. 7-20.

- 2. Mount the fuse holder, on/off switch, and grommet for the power cord as shown in Fig. 7-20.
- 3. Mount the transformer to the chassis as shown in Fig. 7-20.
- 4. Solder the power line cord and primary (black) transformer leads to the fuse holder and on/off



BOTTOM VIEW (ETCH SIDE)

Fig. 7-17. Final potentiometer wiring.




Fig. 7-18. Bypass capacitors.

switch as shown. Use short pieces of spaghetti or heat-shrinkable tubing to cover exposed metallic contacts on the switches and fuse holders (see Fig. 7-21).

WARNING!

110 VOLTS AC CAN KILL! MAKE CERTAIN THAT THERE ARE NO UNINSULATED METAL PARTS AND THAT NO POWER-LINE CONNECTIONS CONTACT THE CHASSIS.

The power supply is now wired. To check the operation of this portion of the power supply, use a 12.6-volt light bulb (or vom), as shown in Fig 7-22. Attach the bulb to the secondary leads of the transformer by clip leads or soldering. Plug in the line cord and turn on the on/off switch. The bulb should light. If the bulb does not light, unplug the line cord and

recheck the connections (is the fuse in the fuse-holder?).

POWER SUPPLY/MICROCOMPUTER BOARD TESTING

The power supply can now be integrated with the microcomputer board. Mount the microcomputer board to the chassis with two screws, as shown in Fig. 7-23. After verifying the mounting, remove the board and solder the two secondary transformer wires to the board and remount the board.

With the microcomputer board mounted on the chassis, perform the following steps to verify that power connections have been properly made.

- 1. Plug in the line cord.
- 2. Turn on the power switch and then quickly turn off.






Fig. 7-19. EZ-80 power supply schematic diagram.



- 3. Remove the fuse. It should be intact. If not, review the power supply and wire-wrap connections for a short circuit.
- 4. Turn on the power switch. There should be no visible smoke (really!). There should be no "hot" smell when you are sniffing cautiously above the power supply components.
- 5. Cautiously test the regulator chip and bridge rectifier as you would a hot iron. If a 12-V ac
- transformer is being used, the regulator may be quite hot; use largest practical heat sink. If a lower voltage transformer is being used, the regulator will run cooler.
- 6. Leave the power on. With a voltmeter, oscilloscope, logic probe, or the device shown in Fig. 7-24, check every pin on the top of the microcomputer board. A voltage of +5 volts should be present only for the V_{CC} pins shown in Chart



S = SOLDER

Fig. 7-21. Power supply wiring.




Fig. 7-22. Power supply testing.





Fig. 7-23. Microcomputer board mounting.



Flg. 7-24. Power pin tester.

7-2 and pins A2-6, A2-26, and B1-2. From 2.5 to +5 volts will be present on pins A1-2 and A1-12. If +5 V is present for other pins, recheck the power supply and (especially) the wirewrap connections.

7. Plug in the semiconductor ICs (except for the 2758 or 2716) as shown in Fig. 7-8. Note that pin 1 of the IC is always oriented to the left of the socket. Pin 1 on the chip is "keyed" by a notch on the pin 1 side of the chip or by a "dot"




Fig. 7-25. Keyboard schematic diagram.




Fig. 7-26. Keyboard fabrication 1.

over the pin 1 position. The chip pins may have to be bent slightly to fit the socket (use a table surface to bend all of them at the same time).

KEYBOARD CONSTRUCTION

To reduce costs of the EZ-80 a simple but effective keyboard is constructed from thin sheets of copper (available from most electronic parts stores). The schematic of the keyboard is shown in Fig. 7-25. The keyboard functions by connecting a row line with a column line, as shown in the figure. When key 5 is pressed, for example, lines 5 and 2 will be connected.

- To fabricate the keyboard, follow these steps:
- 1. Cut a 4 by 3 inch (10.16 by 7.62 cm) composition board as a base. Lay three strips of adhesive-backed copper strips on the base, as shown in Fig. 7-26.
- 2. Drill three small holes as shown. Push the "stripped" end of a 12-inch (30.48 cm) wirewrap wire through each hole. Carefully solder the three wires to the copper strips as shown.




Fig. 7-27. Keyboard fabrication 2.

- 3. Cut a 4 by 3 inch (10.16 by 7.62 cm) medium-thickness (½2 in = 0.8 mm) plastic or bristol board sheet. Punch or cut out ½ inch (1.27 cm) diameter round holes or ½ inch (1.27 cm) wide square holes as shown in Fig. 7-27. Lay the sheet over the base and verify that the holes align with the copper strips.
- 4. Cut four adhesive-backed copper strips. Carefully solder a 12-inch (30-cm) wire-wrap wire to each strip as in Fig. 7-28. Lay each strip over a second 3 by 4 inch (7.62 by 10.16 cm) thin plastic or paper sheet as shown in the figure.
- 5. Drill four small holes in the base and thread the four wires through them, positioning the new sheet face to face with the sheet containing the holes, as shown in the figure.
- 6. The topmost plastic sheet is the face of the keyboard. The plastic can be marked on the reverse side at this point, if the keyboard is to be mounted elsewhere than on the slope-front chassis. A pattern for the marking is shown in Fig. 7-29. If the slope-front chassis is to be used, the keyboard face plate is left blank.
- Drill four small holes as shown in Fig. 7-30.
 Using four small screws and nuts, compress the keyboard sandwich.
- 8. Mark the seven wires with row or column using tape or other means. Bundle the seven 12-inch (30-cm) wires together using "cable-ties," electrical tape, or thread. Once bundled, cut to the same length (see Fig. 7-31).
- 9. Solder the seven wires to a small 14-pin "dip-




Fig. 7-28. Keyboard fabrication 3.

plug," as shown in Fig. 7-32. Remove the wire labels.

10. The keyboard can now be tested by using a continuity tester connected to the appropriate row and column and checking the key depression, as shown in Fig. 7-33.

LED DISPLAY

The microcomputer board as built will operate with a four-digit LED display. The one we are using in the EZ-80 is the HP5082-7404 display, which is a 12-pin LED display that fits the 14-pin socket of D3. The dis-




Fig. 7-29. Keyboard markings.

play chip may be plugged directly into D3 if the physical layout of the EZ-80 is the "bare bones" version. The second alternative is to fabricate a single-chip display assembly that is mounted on the front panel of the EZ-80. The third alternative is a larger LED display. The larger LED display uses four common-cathode LED displays mounted in four wirewrap sockets. This four-chip assembly is shown in Fig. 7-34.




Fig. 7-30. Keyboard fabrication 4.




Fig. 7-31. Keyboard fabrication 5.

The single-chip display is bright, but small. The four-chip display is much larger, but sacrifices some brightness. The choice is up to the reader.

To make the single-chip (7404) display, assemble a 14-pin dip plug and cable from wire-wrap wire, as shown in Fig. 7-35. The pins of the display chip may be soldered directly to the wire-wrap wires (solder quickly to avoid excessive heat!). Bundle the cable by cable ties, tape, or thread, and set it aside.

To make the four-chip display, break a small piece of perfboard to the dimensions shown in Fig. 7-36.




Fig. 7-32. Keyboard fabrication 6.




Fig. 7-33. Keyboard testing.

The board breaks easily if it is aligned over the edge of a desk and pressure is put on the unsupported section. Use four 14-pin wire-wrap sockets. Attach the sockets to the board by wire-wrapping the pins shown in Fig. 7-36. Mark the wires and solder to the dip plug. Remove the labels and bundle the wires by cable ties, tape, or thread. Mount the LED chips so that the 10 pins of the chip are in the *inside* 10 of the socket, leaving two socket pins on each end unused. The decimal point of the displays should be oriented as indicated. Set the assembly aside.




Fig. 7-34. Four-chip display.




Fig. 7-35. Single-chip display fabrication.

EZ-80 PANEL

The suggested layout for the slope-front chassis is shown in Fig. 7-37. Twelve ½-inch (1.27-cm) holes

are drilled in the front panel for key depressions. The keyboard sandwich will be attached to the rear of the panel as shown in the figure. A rectangular hole to fit either the single-chip LED display or the four-chip LED display is cut into the panel, as shown in Fig. 7-37. The four-chip display is mounted by two screws as shown in Fig. 7-38. The one-chip LED display can be mounted by securing a thin plastic strip with sticky tape as shown in the figure. In both the one-chip and four-chip versions of the display, a piece of red plastic faceplate material should be used between the display and panel to act as a filter. This can be glued to the rear of the panel or attached with screws as shown.

The panel overlays are shown in Fig. 7-39. The overlays can be photographically produced or can be drawn onto a paper stock with the help of transfer sheets and mounted behind protective plastic sheets. Circles of pressboard or other material should be glued to the back of the keyboard overlay to contact the keyboard through the panel. This prevents excessive travel to make contact with a key on the keyboard sandwich.

ALTERNATIVES TO FLASHY PANELS!

Bear in mind that the preceding description is only one way to lay out the EZ-80 panel. The keypad is of




Fig. 7-36. Four-chip display fabrication.




Fig. 7-37. Panel layout.

such a construction that it can be mounted directly on the slope-front or other panel and the wires may be routed through a small hole at the back of the keypad. Similarly, the single-chip LED display may be mounted so that it projects through the panel. Another alternative would be to mount the single-digit in the D3 socket and the keyboard elsewhere, for a system that is not required to be as aesthetically pleasing as the one described here. (After all, one of the chief reasons for dressing up the EZ-80 in this case was to sell books!)

THE EZ-80 APPLICATIONS AREA

The fifth part of the EZ-80 system shown in Fig. 7-1 is the applications area. The result of the con-





Fig. 7-38. Display mounting.

struction thus far has been a complete general-purpose microcomputer (albeit with limited RAM memory). The only thing remaining to convert the general-purpose capability of the EZ-80 into a specific application is an applications program and some additional



NOTES: 1. CUT OUT DISPLAY
OVERLAY TO FIT DISPLAY
TYPE USED
2. DISPLAY AND KEYBOARD
OVERLAYS ARE MOUNTED
WITH SCREWS USED IN
ASSEMBLIES

Fig. 7-39. Panel overlay.

"hardware." Both the applications programs and hardware are covered in Section 3 of this book. The additional hardware required varies with the application. In all cases it is minimal. An application such as a telephone dialer involves only an additional small relay. The music synthesizer requires a resistor network, an audio amplifier chip, and a small speaker. The layouts of the wire-wrap and printed-circuit boards are designed so that most of the additional circuitry can be added on the microcomputer board. All of the additions to the basic microcomputer board will be discussed in Section 3, "EZ-80 Projects."

CHAPTER 8

Programming the EPROMs

The EZ-80 uses a 2758 or 2716 erasable programmable read-only memory (EPROM). The 2758 holds 1024 bytes of instructions or data, while the 2716 holds twice that amount—2048 bytes. In the EZ-80 the EPROM holds either the applications program(s) or diagnostic program. Complete listings of the applications programs are provided in Section 3 of this book. The diagnostic program is described in the following chapter of this section; the diagnostic is used to test the functioning of the EZ-80.

There are several approaches that may be used to program the 2758 or 2716. The EPROM(s) may be programmed by the manufacturer's distributor, by a computer store with EPROM programming capability, by a friend who has an S-100 EPROM programmer or a "programmer" on another type of computer system, or by the use of an easy-to-build EPROM programmer described in this chapter. We'll discuss all approaches, and you can decide which is best for you. Erasing the EPROM is done by exposing the EPROM to strong ultraviolet light. We'll also discuss the methods of erasure in this chapter.

THE 2758 VERSUS THE 2716

Which EPROM should be used in the EZ-80, the 2758, or the 2716? The 2758 EPROM is an upgrade of the 2708 EPROM, a device that required three power supply voltages for operation and a sophisticated programming method. The 2716 is another member of the same family and may prove to be more popular than the 2758. The price of the 2716 is about 60 percent more than the 2758 for double the memory size. If you intend to use the EZ-80 as a single dedicated microcomputer for one or two applications, then the 2758 may be your best bet. If your goal is experimentation or running several applications, then the 2716 will provide more EPROM memory for the applications programs. Review Section 3 to determine how much memory you will require for your applications software.

The diagnostic program described in the next chapter is a good place to start for EPROM programming. Once you have obtained a "burned-in" version of the EZ-80 Diagnostic, you may wish to retain the EPROM so that the Diagnostic can be run at a later time to verify that the EZ-80 is still operative. For this reason it might be wise to burn-in the Diagnostic on a 2758.

A complete set of applications programs can be programmed on a few EPROMs. Different applications can be swapped at will in the EZ-80 by plugging in the required EPROM. You may wish to keep several EPROMs for permanent copies of the applications programs described here and for experimentation.

If you want to plug in different EPROMs, a "zero- insertion-force" EPROM socket can be used in the EZ-80.

The only difference in operation between the 2758 and 2716 is that the A10 address line is always a logic zero when the 2758 is used; locations 1024-2047 (400H-7FFH) are never addressed.

DISTRIBUTOR PROGRAMMING OF EPROMS

The first approach to programming the EPROMs used in the EZ-80 is that of having the manufacturer's distributor perform the programming. Distributors for Intel (the primary source for the 2758 and 2716) are located in all major U.S. and international cities. Information about the nearest distributor may be obtained by contacting Intel Corporation, 3055 Bowers Avenue, Santa Clara, CA 95051. The distributor is naturally anxious to sell you parts but in many cases will program EPROMs at a very reasonable cost (less than five dollars), even if the EPROMs are not purchased from him or her. The distributor will probably program them free if they are purchased from his or her supply.

The distributors normally have a computer system in-house on which they can easily and quickly program the EPROMs. The only thing required from you is a listing of the program to be burned in, a "paper tape" version of the program, or a punched-

card version of the program. Burning-in the program from a listing will be more expensive than supplying the distributor a paper tape or punched-card version of the program. The paper tape copy of the program may be produced by typing the program on a Teletype such as one used in some home computer systems, or for Telex. The punched-card version is punched on standard 80-column computer punch cards. Possible sources for access to either a Teletype or card punch are computer clubs (Teletypes), business (Teletypes or card punches), high schools or universities (Teletypes or card punches for computer installations), computer stores (Teletypes), or keypunch services (punched-card service).

The formats used for the paper tape or punched cards vary with the installation at the distributor. It is best to contact the distributor to find out his or her exact requirements. The format will either represent the program as a series of binary values (P for 0, N for 1) or as a series of hexadecimal digits. Either form can be generated from the applications or diagnostic program supplied in this book.


The disadvantages of programming the EPROMs by this method, of course, are the inconvenience of preparing and delivering the listings, tapes, or punched cards, the waiting time before the EPROM is prepared, and the expense of having the work done by the distributor. Another decided disadvantage is the fact that there is no way to verify that the data burned into the EPROM is truly correct once the EPROM has been delivered.

COMPUTER STORE PROGRAMMING OF EPROMS

The second approach to programming EPROMs is to enlist the aid of a computer store. As the reader probably knows, there are hundreds of computer stores throughout the U.S. and internationally. Many sell EPROMs and some will program the EPROMs free or at a reasonable price. Here, again, it is necessary to check with the computer store to determine the exact format of the source document required. It will probably be in hexadecimal format, as are the listings in this book.

PROGRAMMING THE EPROMS ON A PERSONAL COMPUTER SYSTEM

The third approach to programming the EPROMs for the EZ-80 system is to use an EPROM programmer on a personal computer system. There are many types available and most will program both 2758s and 2716s. Fig. 8-1 shows such a programmer designed for the "S-100" series of personal computers. Programmers such as this are available for S-100 systems, the popular KIM-1 microcomputer, the Radio Shack TRS-80TM computer system, and others. In addition, numerous articles have appeared in the personal computer magazines, such as *Byte* and *Kilobaud Microcomputing*, for inexpensive EPROM programmer designs that may be constructed and used on most personal computer systems. Good sources for access





Courtesy Optimal Technology, Inc.

to such a programmer are computer clubs in your area.

A SIMPLE EPROM PROGRAMMER

If the reader does not care to program the EPROMs for the EZ-80 by any of the above methods, or if the reader does not have his or her own personal computer with a programmer, then he or she may choose to build the simple and inexpensive EPROM programmer described here. It may be used to program either 2758 or 2716 EPROMs.

An illustration of the EZ-80 Programmer is shown in Fig. 8-2. Before we discuss the operation of the Programmer, let's discuss the operation of the 2758/2716 once more. Fig. 8-3 shows the *pinout* of the 2758/2716. Lines A9-A0 are the address lines of the chip. We know that 10 address lines can address 1024 unique locations from 00 0000 0000 through 11 1111 1111. In the 2716 an eleventh address line, A10, replaces the AR input of the 2758. The 2716 can therefore address 2048 locations from 000 0000 0000 through 111 1111 1111.

The address lines are used during operation of the 2758/2716 in the EZ-80 to determine the location from which data will be read. In the Programmer they are used for exactly the same purpose when *verifying* data contained in the chip. In addition, they are used to select the location to be programmed (written to) during the burn-in process.

There are eight data lines in the 2758/2716, designated O7–O0. In the EZ-80 these data lines carry data read from the location addressed by A9 (A10)–A0. In the Programmer these lines also carry data to be written into the EPROM.

The $V_{\rm CC}$ power supply input to the 2758/2716 remains the same during normal use or programming. It supplies +5 volts dc to the circuitry within the chip. The $V_{\rm PP}$ power supply input, however, is changed




Fig. 8-2. EZ-80 programmer.




Fig. 8-3. Pin out of 2758/2716.

from +5 volts dc to +25 volts dc during programming. This higher voltage is used to electrically program the selected location in the EPROM.

The chip enable ($\overline{\text{CE}}$) input is also changed during programming. During normal operation in the EZ-80 this signal is used to *select* or *enable* the chip for a memory read. The memory request signal ($\overline{\text{MREQ}}$) is used for this function. During programming, this input is used to perform the programming of the data on O7-O0 into the location addressed by A9 (A10)-A0. Instead of a *low* input as during the memory request, this input is brought *from* a low to a high and back, or pulsed.

The last input, output enable (\overline{OE}) , is low (ground or logic 0) during normal operation. It is a signal that is used to select the EPROM (along with \overline{MREQ}) by address output A11 of the Z-80. \overline{OE} is high (logic 1) during programming.

The steps of programming a single location of the 2758 or 2716 are as follows:

- 1. Put the address of the location to be programmed onto address lines A9 (A10) through A0.
- 2. Put the 8 bits to be written on data lines O7 through O0.
- 3. Put +5 volts on \overline{OE} and +24 volts on V_{PP} .
- Bring input CE from low to high and back again for 50 milliseconds (½0 of a second).




Fig. 8-4. Programmer logic diagram.




Fig. 8-5. Panel layout.

These steps are repeated for as many of the 1024 or 2048 locations as required. After all of the locations have been programmed (or at any time), the locations of the EPROM may be verified by the following:

- 1. Put the address of the location to be verified onto address lines A9 (A10) through A0.
- 2. Put ground (0 volts) on \overline{OE} .
- 3. Put ground on CE.
- 4. Read the data from the addressed location on lines O7-O0.

DESCRIPTION OF THE EZ-80 PROGRAMMER

The EZ-80 Programmer implements the above steps of writing and verifying data into a 2758 or 2716. The logic diagram of the programmer is shown in Fig. 8-4.

Switches S1-S10 (and S1A) select the address to be programmed. These are "single-pole double throw" (spdt) switches that connect the address input to either ground (0) or +5 volts (1). Switches S11-S18 are the data switches used to enter data into the EPROM during programming. They are also spdt and connect to ground (0) or +5 volts (1) to program a zero or one into the location. These switches also have a center position which connects to neither contact.

Switch S19 is a three-pole double-throw switch that switches off V_{CC} and ground from the data switches during programming and changes the \overline{OE} input from V_{CC} (PROGRAM) to ground (VERIFY).

Data that is to be written to the EPROM or that

is read from the EPROM is displayed on eight LEDs. LEDs are essentially diodes and cannot be directly connected to a voltage level, as they will burn out from excessive current. Resistors R2–R9 limit this current. The resistors connect to the 7404 inverters. As the data coming from the EPROM outputs or from the input data switches is the wrong polarity to light the LEDs, the data is inverted from zeros to ones and ones to zeros to light the LEDs for ones and extinguish them for zeros. They also serve to amplify the power level of the signals to drive the LEDs.

The two inverters conected to S20 provide a single-pulse output from the switch. Any switch has a certain make/break bounce and it is necessary to derive a single pulse during this period of switch bounce. The input at pin 1 of the 74123 chip is a single pulse when the PULSE switch is pressed. This single pulse enables the "one-shot" 74123 which produces a (relatively) precise 50-millisecond pulse that is input to the \overline{CE} input of the 2758/2716.

CONSTRUCTION OF THE EZ-80 PROGRAMMER

The Programmer may be constructed in any suitable chassis. A plastic box was used for the prototype, as shown in Fig. 8-2. The components for the Programmer were mounted directly on the "perfboard" of the box as shown in the figure. Wire-wrap sockets were used for the components, although there is no reason that soldered connections could not have been

used as well. The description of the Programmer construction assumes that the wire-wrap approach will be used.

Using a small drill, drill holes for the eleven AD-

DRESS switches, eight DATA switches, ON/OFF switch, VERIFY/PROGRAM switch, and PULSE switch, as shown in Fig. 8-5. Mount the switches as shown in Fig. 8-6. Mount the LED indicator lights as shown in Fig. 8-7.




Fig. 8-6. Switch mounting.




Fig. 8-7. LED mounting.





Fig. 8-8. Socket mounting.

Mount the seven IC sockets as shown in Fig. 8-8. A "zero-insertion force" socket may be used for the EPROM socket, but it is difficult to obtain a wire-wrap version of this socket. (The zero-insertion force socket allows the EPROM to be easily inserted into

the socket and is used when a part must be continuously plugged in and unplugged.)

Make the power connections shown in Fig. 8-9. The power connections to the switches are made by running a heavy wire along each side of the switch con-




THE TONE TOWER TEDG WI

Fig. 8-9. Programmer power connections.

Chart 8-1. Programmer Wire-Wrap List

Signal	Wrap Pins
SA10(AR) to post	S1A-C to FF-3
SA9 to post	S1-C to FF-2
SA8 to post	S2-C to FF-1
SA7 to post	S3-C to FF-9
SA6 to post	S4-C to FF-10
SA5 to post	S5-C to FF-11
SA4 to post	S6-C to FF-12
SA3 to post	S7-C to FF-13
SA2 to post	S8-C to FF-14
SA1 to post	S9-C to FF-15
SA0 to post	S10-C to FF-16
S00 to post	S18-C to EE-8
S01 to post	S17-C to EE-9
S02 to post	S16-C to EE-7
S03 to post	S15-C to EE-10
S04 to post	S14-C to EE-6
S05 to post	S13-C to EE-11
S06 to post	S12-C to EE-5
S07 to post	S11-C to EE-12
00 LED	LED0-C to CC-9
01 LED	LED1-C to CC-10
02 LED	LED2-C to CC-11
03 LED	LED3-C to CC-12
04 LED	LED4-C to CC-13
05 LED	LED5-C to CC-14
06 LED	LED6-C to CC-15
07 LED	LED7-C to CC-16
07	GG-17 to DD-5
O6	GG-16 to DD-13
O5	GG-15 to BB-1
O4	GG-14 to BB-3
03	GG-13 to BB-5
O2	GG-11 to BB-13
O1	GG-10 to BB-11
00	GG-9 to BB-9
A10 to post	GG-19 to FF-3
A9 to post	GG-22 to FF-2
A8 to post	GG-23 to FF-1

	Signal	Wrap Pins
	A7 to post	GG-1 to FF-9
	A6 to post	GG-2 to FF-10
	A5 to post	GG-3 to FF-11
	A4 to post	GG-4 to FF-12
	A3 to post	GG-5 to FF-13
	A2 to post	GG-6 to FF-14
	A1 to post	GG-7 to FF-15
	A0 to post	GG-8 to FF-16
	CE to one-shot	GG-18 to AA-13
	OE to PROG/VERIFY switch	GG-20 to S19C-C
	Inverter input to O0	BB-9 to EE-8
	Inverter input to O1	BB-11 to EE-9
	Inverter input to O2	BB-13 to EE-7
	Inverter input to O3	BB-5 to EE-10
	Inverter input to O4	BB-3 to EE-6
ĺ	Inverter input to O5	BB-1 to EE-11
	Inverter input to O6	DD-13 to EE-5
ĺ	Inverter input to O7	DD-5 to EE-12
l	Inverter output to R9	BB-8 to CC-8
ı	Inverter output to R8	BB-10 to CC-7
l	Inverter output to R7	BB-12 to CC-6
l	Inverter output to R6	BB-6 to CC-5
l	Inverter output to R5	BB-4 to CC-4
ļ	Inverter output to R4	BB-2 to CC-3
١	Inverter output to R3	DD-12 to CC-2
ļ	Inverter output to R2	DD-6 to CC-1
١	Inverter input to PULSE NC	DD-1 to S20-1
l	Inverter input to PULSE NO	DD-3 to S20-2
l	Inverter output to input	DD-4 to DD-1
l	Inverter output to input	DD-2 to DD-3
١	Inverter output to one-shot trigger	DD-2 to AA-1
l	v_{ce}	AA-2 to AA-16
١	V _{CC}	AA-2 to AA-3
I	One-shot R/C to DIP socket	AA-15 to EE-16
1	One-shot C to DIP socket	AA-14 to EE-1
١	Common C1, R1-2	EE-16 to EE-2
	R1-1 to $V_{ m CC}$	EE-15 to DD-14
١		1



NOTE: SOLDER END OF WIRE-WRAP WIRE TO SWITCHES AND LEDS NOTE: "S5-C" REFERS TO CENTER CONTACT ON SWITCH tacts. The power connections to the semiconductor chips may be made by connections to the V_{CC} or ground "bus." Also install three 0.1- μ F disc capacitors and one 3- μ F, 10-V electrolytic capacitor as shown.

Wire-wrap the logic connections by following the wire-wrap table of Chart 8-1. Some of the wire-wrap connections are soldered on one end. The wires running to the switches may be tied together in a cable using cable ties, tape, or thread.

The power required for the Programmer is +5 volts dc and +25 volts dc. A good source for this is a set of four 6-volt lantern batteries. They last for many programmings and supply very close to +25 volts. Another alternative is a +25-volt supply if the reader has access to one, or is able to build one. We'll discuss the battery approach. A simple regulator circuit that supplies both +25 volts and +5 volts is shown in Fig. 8-10. The board holding the parts can be taped to the batteries, or the entire assembly may be contained within the programmer box.

PROGRAMMER CHECKOUT

Verify that the power supply circuit is working by connecting the power supply leads to the Programmer without the semiconductor chips in their sockets. Turn the power switch on and cautiously test the temperature of the regulator IC. It should be warm, but not hot. Put the PROGRAM/VERIFY switch in the PROGRAM position and all data switches in the up position. All LEDs should light. Now, put all DATA switches in the center (no connection) position. The LEDs should still be on. Now, put all DATA switches in the off (down) position. All LEDs should go off. Put the PROGRAM/VERIFY switch in the VERIFY position. All LEDs should light. If these actions do not occur, check the power and wire-wrap connections for the switches and 7404 chips.

Now, all semiconductor chips except for the 2758 or 2716 can be inserted in their sockets. Turn off the power and insert the chips, as shown in Fig. 8-11. The chip holding the two components is constructed by soldering the resistor and capacitor to a small DIP "header."

Turn on the power and cautiously test the temperature of the chips. None of them should be hot. Insert an LED/resistor combination into pins 18 and 12 (ground) of the 2758/2716 socket (see Fig. 7-24 in Chapter 7). Set the VERIFY/PROGRAM switch to PROGRAM. Momentarily switch the PULSE switch. The LED




Fig. 8-10. Regulator circuit.




Fig. 8-11. Semiconductor chip placement.

should briefly flash. If this does not occur, check the 74123 wiring.

Using the LED/resistor combination (or a vom or oscilloscope), check between the pins of the 2758, as shown in Table 8-1. If incorrect results occur, check the 2758/2716 wiring.

Put the VERIFY/PROGRAM switch to VERIFY. Set all DATA switches to the center position. Plug in a 2758 or 2716 EPROM. Make certain that pin 1 is oriented toward the proper end. Turn on the power. Set the ADDRESS switches to various settings. All settings should produce all ones (all LEDs lighted) on the LEDs.

The next step is to check the programming operation of the unit. For this step it is obviously necessary to actually program an EPROM. Probably the wisest approach is to plan on using one EPROM as a test device before attempting a large-scale programming operation. To verify that the programming operation is functioning, perform the following steps.

- 1. Turn power on.
- 2. Set VERIFY/PROGRAM to PROGRAM.

Table 8-1. Programmer Power Connections

2758/2716 Pin	Switch Settings	Result
12	Don't care	Ground
21	Don't care	+25 Vdc
24	Don't care	+5 Vdc
1, 2, 3, 4, 5, 6, 7,	All address switches up	+5 Vdc
8, 19, 22, 23	A11 . 1	
1, 2, 3, 4, 5, 6, 7, 8, 19, 22, 23	All address switches down	Ground
9, 10, 11, 13, 14, 15, 16, 17	All data switches up and PROG/VRFY set to	+5 Vdc
0 40 44 40 44	PROG	
9, 10, 11, 13, 14, 15, 16, 17	All data switches down and PROG/VRFY set to PROG	Ground

- 3. Set the ADDRESS switches to the values given in Table 8-2 and the DATA switches to the values in the same table. After every new set of values, pulse the switch one time.
- 4. Set all DATA switches to the center position.
- 5. Set verify/program to verify.
- Set the address switches to the values given in Table 8-2. Read the data output on the LEDs. It should correspond to the values previously programmed.

If the above operations have been performed correctly, the EZ-80 Programmer is assumed to be operating in both the programming and verify modes. If the programming did not take place properly, check the component values of C1 and R1 and the wire-wrap connections. It may also help to enlist the aid of a friend with an oscilloscope to check the duration of the $\overline{\text{CE}}$ pulse. It should be 50 milliseconds ± 5 milliseconds.

OPERATING THE PROGRAMMER

Operation of the Programmer is identical with the VERIFY/PROGRAM operation described above. To read any location:

1. Set all data switches to the center position.

Table 8-2. Test Program Values

Address	Data
0000000000	0000000
0000000001	11111111
0000000010	10101010
0000000011	01010101
0100000000	00110011
0111111111	01110111
(2716 only)	
1000000000	00110011
11111111111	01110111

- 2. Set the VERIFY/PROGRAM switch to VERIFY.
- 3. Change the address switches to the proper address and read the data values on the LEDs.
- 4. Repeat Step 3 for all locations to be read.

To write to any location:

- 1. Set the VERIFY/PROGRAM switch to PROGRAM.
- 2. Set the data switches to the desired value. Verify that the correct value is repeated in the LEDs.
- 3. Set the ADDRESS switches to the proper address.
- 4. Pulse the PULSE switch once.
- 5. Repeat Steps 2 through 4 for all locations to be programmed.

One important word of advice—if the wrong value is programmed into the 2758 or 2716, it is generally not recoverable. The EPROMs come with all ones programmed into every location. If a zero has been written into a bit of a location that should have been a one, then the only way to redo that location is to erase the EPROM and start all over. If a one has been erroneously programmed, then it is possible to redo the operation by repeating the programming with a zero, for the "one" programming was a "no action" operation.

The implications of this are somewhat staggering. Don't program the EPROMs late at night! You're bound to put a zero bit into a location where a one should have gone. This always occurs about three quarters of the way through a programming operation.

The time required to program 500 locations is about two hours. Although this seems a bit much, it is very comparable to the time spent in traveling to another location to use a friend's equipment or in waiting for a distributor's operation.

ERASING THE EPROMS

The 2758 and 2716 can be erased (all locations changed to ones) by exposing the chip to strong ultraviolet light. EPROM erasers can be purchased from computer stores at reasonable cost (see Fig. 8-12). Another source is a medicinal type of ultraviolet lamp.

WARNING!

ULTRAVIOLET LIGHT CAN CAUSE PERMANENT EYE DAMAGE IF A USER LOOKS INTO THE LIGHT FOR EXTENDED PERIODS! BE CAREFUL.

The preceding warning is cautionary only. One should never look directly into a strong ultraviolet light source, as it may cause an optical "sunburn." Just handle the light prudently.

Erasure times vary with the light output of the ultraviolet eraser and distance to the chip type, but a period of several hours is typical. Verify several locations before reprogramming to make certain that all data values read are ones. When erasing, place the chip(s) as close to the light source as possible with the translucent window uncovered.

The window does not have to be covered after programming, as even strong sunlight will take several weeks to erase the EPROM. Covering the window with masking tape or a label is probably not a bad idea, however, if the EPROM has been permanently programmed with an applications program.

In the next chapter, we'll discuss the EZ-80 Diagnostic Program, which is an excellent choice for your first programming project.




Fig. 8-12. EPROM eraser.

CHAPTER 9

A Diagnostic Program for the EZ-80

This chapter describes a diagnostic program for the EZ-80. The Diagnostic can be programmed into the EPROM and used to help exercise and diagnose problems with the EZ-80. The Diagnostic is not a prerequisite for operation of EZ-80 applications programs, but the reader is prodded (if not urged) to test the EZ-80 with the EZ-80 Diagnostic before implementing the applications programs. The EZ-80 Diagnostic is also useful if failures occur after the EZ-80 has been "brought up" and is successfully operating. Although the chances are good that a failure in the latter case will be a bad semiconductor chip that can be verified by replacement, the EZ-80 Diagnostic serves as a good confidence check for the "hardware" and may help in defining hardware problems.

Probably the most useful application of the EZ-80 Diagnostic is to verify that the hardware is indeed operative when a new applications program has been programmed into the EPROM. Most errors that occur in working computer systems are human errors, and the EZ-80 is no exception to this rule. If the EZ-80 Diagnostic runs successfully, then the probability is very good that the problem is in the erroneous programming of the EPROM, in the case of the applications programs that are "precanned" in this book, or in the erroneous design or programming of other programs that the reader has constructed.

EZ-80 DIAGNOSTIC PROGRAMMING

Fig. 9-1 shows the complete listing of the EZ-80 Diagnostic. Program a 2758 or 2716 EPROM by using the EPROM Programmer described in Chapter 8, or by any of the other methods described. The EZ-80 Diagnostic occupies EPROM memory locations 0000 through 16DH, as shown in the listing. Let's review the listing format so that the reader is certain of the data values to be used. The first column on the listing contains the memory locations in hexadecimal. The next column contains the contents of the memory

locations in hexadecimal. The second column contains two, four, eight, or sixteen hexadecimal digits representing one, two, three, or four *bytes* in EPROM memory. The first column contains the *starting* memory address of the one, two, three, or four bytes represented.

Location 25H, for example, holds a DAH. Locations 26 and 27 contain 24H and 00H respectively. The next location is location 28H, as shown in column 1. Occasionally, there will be "gaps" in the locations in the EZ-80 Diagnostic and other programs described in this book. An example of this is at locations 63H and 64H, which hold 18H and 04H, respectively. The next location in column one is location 66H. Where did location 65H go? This location is a "don't care" and does not have to be programmed. The effect of this is that it will contain all ones, the initial state of the EPROM.

The next column is the "line number" reference, and is meaningless as far as EPROM programming and program execution. The next four columns represent the *source line* assembly-language code— label (optional), op-code mnemonic (mandatory), operands (variable), and comments (optional). The contents of the memory locations in the second column represent the *machine-language* instructions for the associated source line.

For convenience in programming the EPROM, the contents of every location and the memory location itself are listed in Fig. 9-2. The contents are given in both hexadecimal and binary, as is the memory location value.

To program the EPROM using the EPROM Programer described in Chapter 8, follow the step-by-step operating instructions of the chapter. Be certain that all locations are correctly programmed by verifying the contents of the locations *twice*. (It may help to have someone else read off the contents as you check the list of data in the table. Once the EPROM has been correctly programmed and verified,

```
00100 ;***********************
              00110 ;*
              00120 ;*
                              Z-80 MDP DIAGNOSTIC
              00125 ;*
                                     00-00
              00126 ;*
                                    3/29/78
              00130 5*
              00140 ;*********************
0000
                             ORG
                                     0
              00150
              00160 ;
              00170 ; INITIALIZE STACK AND PPI
              00180 ;
0000 318008
              00190 START
                             LD
                                     SP:880H
                                                      :TOP OF RAM+1
0003 3E89
              00200
                             LD
                                     A,89H
                                                      MODE CONTROL WD
0005 D303
              00210
                             OUT
                                     (3),A
                                                      SET MODE 0, SUBMODE 3
0007 AF
              00220
                             XOR
                                      Α
                                                      CLEAR A
0008 D300
                             OUT
              00230
                                      (\emptyset) \cdot A
                                                      RESET LEDS
000A D301
              00240
                             OUT
                                                       FRESET OUTPUT LINES
                                      (1) \cdot A
              00250 ;
              00260 ;LOOP HERE 10 SECONDS FOR SCOPING
              00270 ;
0000 0607
              00280 SCOPE
                             LD
                                     B • 7
                                                       FOUTER LOOP COUNT
000E 11FFFF
              00290
                                                       ;DECREMENT =-1
                             LD
                                     DE,-1
0011 21FFFF
0014 19
              00300 SCP10
                             LD
                                     HL:-1
                                                       FINNER LOOP COUNT
              00310 SCP20
                             ADD
                                     HL, DE
                                                          DECREMENT HL
ØØ15 DA1400
              00320
                             JΡ
                                      C,SCP20
                                                          $LOOP IF NOT DONE
0018 10F7
              00330
                             DJNZ
                                     SCP10
                                                       FOUTER LOOP
              00340 ;
              00350 ;SEQUENCE LED DIGITS RIGHT TO LEFT
              00360 ;
001A 3E10
              00370 LEDDGT
                             LD
                                      A, 10H
                                                       ;0 TO RIGHTMOST DIGIT
001C D300
              00380 LED05
                             OUT
                                      (Ø),A
                                                          ;OUTPUT CURRENT VALUE
                                      HL,-1
001E 21FFFF
              \Omega\Omega39\Omega
                             LD
                                                          FOR DELAY COUNT
                             LD
                                      BC,-1
                                                          FOR DELAY DECMNT
0021 01FFFF
              00400
                                                             DECRE COUNT
              00410 LED10
0024 09
                             ADD
                                      HL,BC
0025 DA2400
              00420
                             JΡ
                                                             $LOOP IF NOT 64K
                                      C,LED10
ØØ28 C6Ø1
              00430
                             ADD
                                                          BUMP DIGIT VALUE
                                      A : 1
002A 47
              00440
                             1 D
                                      B, A
                                                          :SAVE
002B E60F
              00450
                             AND
                                      ØFH
                                                          GET DIGIT VALUE
002D FE0A
              00460
                             CP
                                      ØAH
                                                          ;OUTPUT 0-9?
002F 78
              00470
                             LD
                                      A.B.
                                                          ; RESTORE
0030 C21C00
              00480
                             JΡ
                                      NZ, LEDØ5
                                                          ;GO IF MORE
0033 E6F0
              00490
                             AND
                                      ØFØH
                                                       GET POSITION FIELD
ØØ35 CB27
              00500
                                                       MOVE TO NEXT POSITION
                             SLA
                                      Α
0037 FE00
              00510
                             CP
                                                       SAT LEFTMOST?
                             JΡ
0039 021000
              00520
                                      NZ, LEDØ5
                                                       ;GO IF NO
              00530 ;
              00540 :TEST 1:TEST RAM ADDRESSES AND DATA
              00550;
003C 3E11
              00560 RAMTST
                            LD
                                      A, 11H
                                                       FOR TEST 1
              00570
003E D300
                                      (Ø),A
                                                       ;OUTPUT TO LEDS
                             OUT
0040 AF
              00580
                             XOR
                                      Α
                                                       10 TO A
0041 320208
              00590
                             LD
                                      (802H),A
                                                       STORE Ø IN FIRST RAM
0044 3A0208
              00600
                                      A, (802H)
                                                       GET CONTENTS
                             LD
0047 FE00
                                                       ;ZERO?
              00610
                             CP
                                      Ø
```

						,
0049	C249 00	00620	RAM1Ø	JP	NZ;RAM1Ø	;LOOP HERE ON ERROR
ØØ4C		00630		CPL		;-1 TO A
	320208	00640		LD	(802H),A	STORE -1
	3AØ2Ø8	00650		LD	A, (802H)	GET CONTENTS
0053		00660		INC	A	TEST FOR ALL ONES
	C25400		RAM2Ø	JP	NZ • RAM20	LOOP HERE ON ERROR
	21FFFF	00480		LD		FOR DELAY CNT
005D	Ø1FFFF	00690	RAM3Ø	LD	BC;-1 HL;BC	FOR DELAY DECREMENT
	DA5DØØ	00700	KANSE	ADD JP		DECREMENT COUNT
MAJE	DHJUND	00710		JF	C+RAM3Ø	;LOOP IF NOT 64K
				CHODT D	AM MEMORY TEST	
		00740		· SHOKI K	AN MEMORY (ES)	
0061	3E12		MEMTST	LD	A,12H	FOR TEST 2
0063		00770	11011101	JR	69H	BYPASS NMI VECTOR
	100 (00780	;	O IX	371	TOTI HOS WITE VECTOR
			NM INTE	FRRUPT VI	FCTOR	
		00800			LOTON	
0066		00810	•	ORG	66H	
	C361Ø1	00820		JP	NMIHAN	GO TO PROCESS NMI
0069		00830		ORG	69H	7 Car
0069	D300	00835		OUT	(Ø),A	;OUTPUT TO LEDS
006B	210208	00840		L.D	HL,802H	START OF RAM
006E	Ø670	00850		LD	B:124	SIZE OF RAM -WORKING
0070	AF	0086 0		XOR	Α	50 TO A
0071	77	00870	MEM10	L_D	(HL)•A	STORE ALL ZEROES
0072	7E	00880		LD	A, (HL)	GET STORED VALUE
0073		00890		CP	Ø	;IS IT ZERO?
	C27500	00900	MEM20	JP	NZ+MEM2Ø	;LOOP HERE ON ERROR
0078		00910		CPL		;-1 TO A
0079		00920		LD	(HL),A	STORE ALL ONES
007A		00930		L_D	A, (HL)	GET STORED VALUE
ØØ7B		00940		INC	A	;IS IT -1
	027000		MEM30	JP	NZ, MEM30	LOOP HERE ON ERROR
007F		00955		INC	HL	BUMP POINTER
0080	21FFFF	00960		DJNZ	MEM1Ø	; CONTINUE HERE FOR 128
	Ø1FFFF	00970 00980		LD	HL:-1	FOR DELAY CNT
ØØ88			MEM4Ø	LD ADD	BC,-1 HL,BC	FOR DELAY INC
	DA8800	01000	HEHAD	JP	C, MEM4Ø	;DECREMENT COUNT ;LOOP HERE IF NOT 64K
WW07	DHOOMA	01010	•	or-	CINENAO	FLOOP HERE IF NOT 64N
				NMT ZOLK	FREQUENCY TEST	
		01030		14/11/ 04/1	THE WOLNOT TEST	
ØØ80	3E13		, NMICLK	LD	A+13H	FOR TEST 3
	D300	01050		OUT	(Ø),A	OUTPUT TO LEDS
	213075	01060		LD	HL,30000	30 SEC DELAY AT 1 MHZ
0093	CD53Ø1	01070		CALL	DELAY	
0096	AF	01080		XOR	Α	50 TO A
0097	D300	01090		OUT	(Ø),A	CLEAR LEDS
	211027	01100		LD	HL,10000	;10 SEC DELAY
0000	CD5301	01110		CALL	DELAY	
ののみぐ		01120		LD	HL,ØFC38H	FINAGLE FACTOR FOR 10
009F		01120				
009F 00A2	2138FC 220008 3E13	Ø113Ø Ø114Ø		L.D	(TIME),HL	;INITIALIZE RTC CNT ;SECOND PART OF TEST 3

EZ-80 CONSTRUCTION

```
00A7 D300
               01150
                               OUT
                                        (Ø),A
                                                         FOUTPUT TO LEDS
               01160 NMI10
00A9 2A0008
                              LD
                                       HL, (TIME)
                                                             GET CURRENT RTC COUNT
00AC 7D
               01170
                              LD
                                        A, L
                                                             LOW ORDER BYTE
00AD B4
               01180
                               OR
                                       н
                                                             ;MERGE HIGH-ORDER BYTE
00AE C2A900
                               JΡ
                                       NZ, NMI10
                                                             GO IF NOT TO ZERO
               01190
00B1 AF
               01200
                               XOR
                                        Α
                                                          :0 TO A
                                                         ; CLEAR LEDS
00B2 D300
               01210
                               OUT
                                        (Ø),A
                                        HL,10000
                                                         ;10 SEC DELAY
00B4 211027
               01220
                               LD
00B7 CD5301
                               CALL
                                        DELAY
               01230
               01240 ;
               01250 ;TEST 4:OUTPUT LINES TEST
               Ø126Ø ;
00BA 061E
               Ø127Ø OUTLN
                               LD
                                        B,30
                                                         ;30 SECS FOR TEST
                                                          FOR TEST 4
00BC 3E14
               01280
                               LD
                                        A, 14H
                                        (Ø),A
MARE DIAM
               01290
                               OUT
                                                          ;OUTPUT TO LEDS
00C0 3EFF
               01300 OUT10
                               LD
                                        A, ØFFH
                                                             FALL ON
0002 D301
                               OUT
                                                             SOUTPUT TO LINES
               01310
                                        (1),A
00C4 21F401
               01320
                               L.D
                                        HL,500
                                                             11/2 SEC DELAY
                               PUSH
                                                             SAVE BC
ØØC7 C5
               01325
                                        BC
00C8 CD5301
               01330
                               CALL
                                        DELAY
00CB AF
               01340
                               XOR
                                                             50 TO A
                                        Α
ØØCC D3Ø1
               01350
                               OUT
                                        (1),A
                                                             ; ALL OFF
ØØCE 21F4Ø1
                                        HL,500
                                                             ;1/2 SEC DELAY
               Ø1355
                               LD
00D1 CD5301
               01356
                               CALL
                                        DELAY
ØØD4 C1
                               POP
                                                             RESTORE BC
               01357
                                        BC
00D5 10E9
               01360
                               DJNZ
                                        OUT10
                                                             ;GO IF NOT 30 SECS
               01370 ;
               01380 :TEST 5:INPUT LINES TEST
               01390 ;
00D7 3E15
               01400 INLINE
                                                          FOR TEST 5
                              LD
                                        A, 15H
00D9 D300
               01410
                               OUT
                                                          ;OUTPUT TO LEDS
                                        (Ø),A
00DB 211027
               01420
                                        HL,10000
                               LD
                                                          FOR 10 SEC DELAY
00DE CD5301
               01430
                               CALL
                                        DELAY
00E1 2148F4
               01440
                               L.D
                                        HL; 0F448H
                                                          FINAGLE FACTOR FOR 30 S
00E4 220008
               01450
                               LD
                                        (TIME), HL
                                                          ;INITIALIZE RTC COUNT
00E7 0608
               01460 INL02
                               LD
                                        B, Ø8H
                                                             :IN5 MASK
00E9 0E05
               01470
                               LD
                                        C,5
                                                             ; IN DIGIT #
00EB D802
               Ø148Ø INLØ5
                               IN
                                        A<sub>2</sub> (Ø2H)
                                                                INPUT LINES
00ED A0
               01490
                               AND
                                        В
                                                                GET LINE®
00EE CAF400
               01500
                               JP
                                                                ;GO IF Ø
                                        Z, INL 10
                               L.D
                                        A, 10H
00F1 3E10
               01510
                                                                FOR RIGHTMOST LED
00F3 81
               01520
                               ADD
                                        A, C
                                                                ;MERGE LINE #
00F4 D300
               01530 INL10
                               OUT
                                        (0), A
                                                                ;OUTPUT Ø OR #
00F6 21C800
               01540
                               LD
                                        HL:200
                                                                ;1/5 SEC DELAY
00F9 C5
                01545
                               PUSH
                                        BC
                                                                SAVE BC
00FA CD5301
               01550
                                        DELAY
                               CALL
00FD C1
                               POP
                01555
                                        ВC
                                                                RESTORE BC
00FE 0D
                               DEC
                                        C
                                                                ;DECREMENT DIGIT #
               01560
00FF CB20
                01570
                               SLA
                                        R
                                                                 ;ALIGN MASK
0101 C2EB00
                01580
                               JΡ
                                        NZ, INLØ5
                                                                 ;GO IF NOT LAST
0104 3A0108
                                                             :RTC SIGN
                01590
                               LD
                                        A, (TIME+1)
Ø1Ø7 B7
                01600
                                                             ;TEST SIGN
                               OR
0108 FAE700
                01610
                               JP
                                        M, INLØ2
                                                             GO FOR ANOTHER PASS
                01620 ;
```

	01630 ;TEST 6	:KEYBOA	RD SCAN TEST	
	01640 ;			
Ø1ØB 3E16	01650 KBSCAN	LD	A, 16H	FOR TEST 6
Ø1ØD D3ØØ	01660	TUO	(Ø),A	OUTPUT TO LEDS
Ø10F 211027 Ø112 CD5301	0 167 0 0 1680	LD CALL	HL,10000 DELAY	FOR 10 SEC DELAY
Ø112 CD3801 Ø115 2148F4	Ø169Ø	LD	HL, 0F448H	FINAGLE FACTOR FOR 30 S
0118 220008	01700	LD	(TIME), HL	; INITIALIZE RTC COUNT
Ø11B Ø61Ø	01710 KBS05	LD	B, 10H	;ROW # MASK
Ø11D ØEØ4	01720	LD	C • 4	FROW # COUNT
Ø11F 78	0 1730 KBS10	LD	A+B	;ROW # MASK
0120 DB02	0 1740	IN	A ₁ (2)	READ INPUT LINES
Ø122 E6Ø7	01750	AND	7	;PROCESS ONLY KB
Ø124 EEØ7	Ø1755	XOR	7	ACTIVE LOW LINES
0126 CA4001	01760	JΡ	Z,KBS2Ø	GO IF NO DEPRESS
Ø129 C61Ø	01770	ADD	A,10H	FOR RIGHT LED
Ø12B D300	01780	OUT	(Ø)•A	FOUTPUT TO LEDS
012D 21C800 0130 C5	Ø179Ø	LD	HL,200	1/5 SEC DELAY
Ø130 CJ Ø131 CD53Ø1	0 1795 0 1800	PUSH	BC AV	SAVE BC
0131 CD3301 0134 79	01810	CALL LD	DELAY A, C	ACET DON #
Ø135 C610	01820	ADD	A,10H	;GET ROW # ;FOR RIGHT LED
Ø137 D300	01830	OUT	(Ø),A	OUTPUT TO LEDS
0139 210800	Ø184Ø	LD	HL,200	11/5 SEC DELAY
Ø13C CD53Ø1	01850	CALL	DELAY	
Ø13F C1	0 1855	POP	BC	;RESTORE BC
0140 AF	01860 KBS20	XOR	Α	90 TO A
Ø141 D300	0 1870	OUT	(Ø) + A	;CLEAR LEDS
Ø143 ØD	01880	DEC	С	DECREMENT ROW CNT
Ø144 CB2Ø	01890	SLA	В	GET NEXT ROW #
0146 C21F01 0149 3A0108	01900 01910	JP LD	NZ,KBS1Ø A,(TIME+1)	GO IF NOT LAST ROW
Ø147 SAØ108 Ø140 B7	Ø192Ø	OR	A) (TIME=I)	GET SIGN OF RTC CNT;TEST SIGN
Ø140 E7	01930	JP	M,KBSØ5	;GO IF NOT PAST Ø
	01940 ;	W.	177112363	700 II NOI I HOI W
		TO BEG	SINNING OF PROGE	RAM.
	Ø196Ø ;			
0150 C30000	01970	JP	START	
	01980 ;			
		SUBROUT	INE DELAYS 1 MS	S * COUNT IN HL
	02000;			
0153 11FFFF	02010 DELAY	LD	DE • -1	DECREMENT VALUE
0156 064A 0158 19	02020 DEL05 02030	LD ADD	B.Ø4AH HL.DE	FINAGLE FACTOR
Ø158 17 Ø159 DØ	02040	RET	NC NC	;DECREMENT HL COUNT ;RETURN IF DONE
015A 10FE	02050 DEL10	DJNZ	DEL10	;INNER DELAY
Ø15C FD2B	02060	DEC	IY	WASTE TIME
015E C35601	02070	JP	DELØ5	RETURN TO OUTER LOOP
	02080 ;			
	02090 ;NMI IN	NTERRUPT	HANDLER	
	02100 ;		•	
0161 08	02110 NMIHAN	EX	AF, AF'	SAVE FLAGS:A
Ø162 D9	02120	EXX		SAVE OTHER REGS
0163 2A0008	02130	LD	HL,(TIME)	GET TIME CNT

```
INC
                                                       BUMP BY ONE
0166 23
              02140
                                      HL
0167 220008
                             LD
                                      (TIME), HL
                                                       ;STORE
              02150
                                                       ; RESTORE REGS
Ø16A D9
              02160
                             EXX
                                                       ; RESTORE FLAGS, A
Ø16B Ø8
              02170
                             ΕX
                                      AF, AF,
                                                       FRETURN FROM NMI INTR
Ø16C ED45
                             RETN
              02180
              02190 ;
                                                       FIRST RAM LOCATION
                             ORG
                                      BØØH
0800
              02200
                                                       RTC COUNT
                                      0
0800 0000
              02210 TIME
                             DEFW
                             END
0000
              02220
00000 TOTAL ERRORS
                     02070
DELØ5
       0156 02020
                     02050
DEL10
       015A 02050
DELAY
       0153 02010
                     01070 01110 01230 01330 01356 01430 01550
                     01680 01800 01850
       00E7 01460
INLØ2
                     01610
       00EB 01480
INLØ5
                     01580
INL10
       00F4 01530
                     01500
INLINE 00D7 01400
KBSØ5
       Ø11B Ø171Ø
                     01930
KBS10
       011F 01730
                     01900
       0140 01860
KBS20
                     01760
KBSCAN Ø10B Ø1650
       001C 00380
                     00480 00520
LEDØ5
       0024 00410
LED10
                     00420
LEDDGT 001A 00370
       0071 00870
                     00960
MEM10
MEM20
       0075 00900
                     00900
MEM30
       007C 00950
                     00950
       0088 00990
                     01000
MEM40
MEMTST 0061 00750
       00A9 01160
                     01190
NMI10
NMICLK 008C 01040
NMIHAN 0161 02110
                     00820
OUT10
       0000 01300
                     01360
       00BA 01270
OUTLN
       0049 00620
                     00620
RAM10
RAM20
       0054 00670
                     00670
RAM30
       005D 00700
                     00710
RAMTST 003C 00560
SCOPE
       000C 00280
SCP10
       0011 00300
                     00330
        0014 00310
                     00320
SCP20
START
        0000 00190
                     01970
        0800 02210
                     01130 01160 01450 01590 01700 01910 02130
TIME
                     02150
```

		MOITA			NTENT				NOITA			C	ONTENT	rs
000	000	0000	0000	31	0011		035	000	0011	0101		CB	1100	1011
001	000	0000	0001	80	1000	0000	Ø36	000	0011	0110		27	0010	0111
002	000	0000	0010	Ø8	0000	1000	Ø37	000	0011	0111		FE	1111	1110
003	000	0000	0011	3E	0011	1110	Ø38	000	0011	1000		00	0000	0000
004	000	0000	0100	89	1000	1001	039	000	0011	1001		C2	1100	0010
005	000	0000	0101	DЗ	1101	0011	Ø3A	000	0011	1010		1 C	0001	1100
006	000	0000	0110	03	0000	0011	Ø3B	000	0011	1011		ÔΘ	0000	0000
007	000	0000	0111	AF	1010	1111	Ø30	000	0011	1100		3E	0011	1110
008	000	0000	1000	DЗ	1101	0011	Ø3D	000	0011	1101		11	0001	0001
009	000	0000	1001	00	0000	0000	Ø3E	000	0011	1110		Ď3	1101	0011
00A	000	0000	1010	D3	1101	0011	Ø3F	000	0011	1111		00	0000	0000
00B	000	0000	1011	Ø1	0000	0001	040	000						
00C	000	0000	1100	06	0000	0110			0100	0000		AF	1010	1111
00D	000	0000	1101	Ø7	0000		041	000	0100	0001		32	0011	0010
00E	000	0000	1110	11	0001		Ø42	000	0100	0010		02	0000	0010
00E	000		1111	FF			043	000	0100	0011		08	0000	1000
010						1111	Ø44	000	0100	0100		3 A	0011	1010
	000	0001	0000	FF		1111	Ø45	000	0100	0101		02	0000	0010
011	000	0001	0001	21	0010		046	000	0100	0110		08	0000	1000
012	000	0001	0010	FF		1111	Ø47	000	0100	Ø111		FE	1111	1110
013	000	0001	0011	FF	1111	1111	Ø48	000	0100	1000		00	0000	0000
Ø14	000	0001	0100	19	0001	1001	Ø49	000	0100	1001		02	1100	0010
015	000	0001	0101	DA	1101	1010	Ø4A	000	0100	1010		49	0100	1001
016	000	0001	0110	14	0001	0100	Ø4B	000	0100	1011		ØØ	0000	0000
017	000	0001	0111	00	0000	0000	Ø4C	000	0100	1100		2F	0010	1111
018	000	0001	1000	10	0001	0000	Ø4D			1101		32	0011	0010
019	000	0001	1001	F7	1111	0111	Ø4E	000	0100	1110		02	0000	0010
Ø1A	000	0001	1010	3E	0011	1110	Ø4F	000		1111		Ø8	0000	
Ø1B	000	0001	1011	10	0001	0000	Ø5Ø	200	0101					1000
Ø1C	000	0001	1100	D3	1101	0011	Ø51			0000		3A	0011	1010
Ø1D	000	0001	1101	00	0000			000	0101	0001		02	0000	0010
Ø1E	000	0001	1110	21	0010		0 52	000	0101	0010		Ø8	0000	1000
01F	000	0001	1111	FF		1111	Ø53	000	0101	0011		3C	0011	1100
020	000	0010	2200	FF		1111	054		0101	0100		C2	1100	0010
021	000	0010	0001	01	0000		Ø55	000	0101	0101		54	0101	0100
022	000	0010					Ø56		0101	0110		00	0000	0000
			0010	FF	1111	1111	057		0101	0111		21	0010	0001
023	000	0010	0011	FF		1111	058		0101	1000		FF	1111	1111
024	000	0010	0100	Ø9	0000	1001	059	000	0101	1001	i	FF	1111	1111
Ø25	000	0010	0101	DA	1101	1010	Ø5A	000	0101	1010	. 1	01	0000	0001
026	000	0010	0110	24		0100	Ø58	000	0101	1011		FF	1111	1111
027	000	0010	0111	00	0000	0000	Ø5 C	000	0101	1100		FF	1111	1111
Ø 28	000	0010	1000	C9	1100	0110	Ø5D	000	0101	1101		09	0000	1001
029	000	0010	1001	Ø1	0000	0001	Ø5E	000	0101	1110		DA	1101	1010
Ø2A		0010		47		Ø111	Ø5F	000						
Ø2B		0010		E6		0110	05E	000	0101 0110	0000		5 D	Ø101 Ø000	0000
Ø2C		0010		ØF		1111	061	000	0110	0001		3E	0011	
Ø2D		0010		FE		1110	Ø62		0110			12	0001	
02E		0010		ØA	0000	1010	Ø63		0110			18	0001	
Ø2F	000	0010	1111	78	Ø111	1000	064		0110			04	0000	
030	000	0011	0000	C2	1100	0010	Ø65		0110			FF	1111	
031		0011		1 C		1100	0 66		0110			C3	1100	
Ø 32		0011		00		0000	Ø67		0110					
033		0011		E6		0110						61	0110	
Ø34		0011		FØ		0000	Ø68	ששש	0110	משטז		01	0000	0001

Fig. 9-2. EZ-80 Diagnostic contents.

ez-80 construction

	LOCA	TION		CC	ONTENT	`S		LOCA	MOITA			ONTENT	
069		0110	1001	D3		0011	Ø9D			1101	53	0101	
Ø6A		0110	1010	00		0000	09E		1001	1110	Ø1		0001
06B		0110	1011	21		0001	09F			1111	21		0001
Ø6C		0110		Ø2`		0010	ØAØ		1010		38		
Ø6D		0110	1101	Ø8 ø 4	0000		ØA1			0001	FC		1100
06E			1110	Ø6 70	0000 0111		ØA2			0010	22	2010	
06F 070	000 000	0110 0111	0000	7C AF		1111	ØA3	000	1010	0011	ØØ		0000 1000
Ø70 Ø71	000	0111	0000	77	0111		ØA4	000	1010	0100	Ø8 75		1110
071 072	000	0111	0010	7F	0111	1110	ØA5	000 000	1010	0101	3E 13		0011
072 073	000	0111	0010	FE	1111	1110	ØA6		1010	0110			0011
Ø73 Ø74		0111	0100	00		0000	ØA7 ØA8	000 000		0111 1000	D3 ØØ		0000 0011
075	000	0111	0101	C2		0010	ØA8 ØA9	000 000	1010	1000	2A	0010	
Ø75 Ø76	000	0111		75	0111		ØA9 ØAA	000 000	1010	1001	2A 00	0000	
077		0111	0111	ÓØ		0000	ØAB	000	1010	1010	Ø8		1000
078	000	0111	1000	2F	0010		ØAC		1010	1100	7D		1101
079	000	0111	1001	77	0111		ØAD	000	1010	1101	84	1011	
Ø7A	000	0111	1010	7E	Ø111	1110	ØAE			1110	C2	1100	
Ø7B		Ø111	1011	3C	0011	1100	ØAF		1010	1111	A9		1001
Ø7C	000	0111	1100	C2		0010	Ø8Ø	000	1011	0000	ØØ		
Ø7D	000	0111	1101	7C		1100	ØB1	000	1011	0001	AF		1111
Ø7E	000	Ø111	1110	00		0000	Ø B2	000	1011	0010	D3	1101	0011
07F	000	0111	1111	23	0010	0011	ØB3	000	1011	0011	00	0000	0000
Ø8Ø	000	1000	0000	10	0001		Ø84	000	1011	0100	21	0010	0001
Ø81	000	1000	0001	EF	1110	1111	ØB5	000	1011	0101	10		0000
Ø82	000	1000	0010	21		0001	ØB6		1011	0110	27		0111
083	000	1000	0011	FF	1111		ØB7	000	1011		CD	1100	
084	000	1000	0100	FF	1111	1111	Ø88		1011	1000	53	0101	0011
Ø85	000	1000	0101	Ø1		0001	ØB9		1011	1001	01	0000	0001
Ø86	000	1000	0110	FF		1111	ØBA		1011	1010	06		0110
Ø87	000	1000	0111	FF	1111	1111	Ø88		1011	1011	1E		1110
Ø88	000 000	1000	1000	Ø9	0000	1001	ØBC		1011	1100	3E		1110
Ø89 Ø8A	000 000	1000	1001 1010	DA 88	1101	1010	08D 08E			1101	14 D3	0001 1101	Ø1ØØ ØØ11
Ø88	000	1000	1010	00	0000	0000	ØBE ØBF		1011	1110	D3 00	0000	
Ø8C	000	1000	1100	3E	0011	1110	Ø60 Ø60		1100	0000	3E		1110
Ø80	000	1000	1100	13	0001	0011	ØC0 ØC1		1100		SE FF	1111	1111
Ø8E	000	1000	1110	D3	1101	0011	ØC1 ØC2				D3	1101	
ØBF	000	1000		ØØ	0000	0000	ØC3				Ø1	0000	
09 0	000	1001	0000	21	0010	0001	ØC3		1100		21	0010	
091	000	1001	0001	30	0011	0000	ØC5		1100		F4	1111	0100
092	000	1001		75		0101	ØC6		1100		Ø1		0001
Ø93	000	1001	0011	CD	1100	1101			1100	0111	C5	1100	0101
Ø94		1001		53		0011	ØC7 ØC8		1100	1000	CD	1100	1101
095		1001		Ø1		0001	ØC9		1100		53		0011
096		1001		AF		1111	ØCA		1100		Ø1		0001
097		1001		D3		0011	ØCB		1100		AF		1111
098		1001		00		0000	ØCC		1100		D3		0011
099		1001		21		0001	ØCD		1100		Ø1		0001
Ø9A		1001		10		0000	ØCE		1100		21		0001
Ø9B		1001		27		0111	ØCF		1100		F4		0100
Ø9C	000	1001	1100	CD	1100	1101	ØDØ	000	1101	0000	Ø1	0000	0001

	LOCATI	ON		cc	NTENT			LOCA	TION		CC	NTENT	·s
ØD1	000 11		0001	CD		1101	105		0000	0101	01	0000	
ØD2	000 11			53		0011	106		0000		Ø8	0000	1000
ØD3	000 11			Ø1		0001	107		0000		В7	1011	
ØD4	000 11			Cī		0001	108		0000		FA	1111	
ØD5	000 11			10		0000	109		0000		E7	1110	
ØD6	000 11			E9		1001	10A		0000		00	0000	0000
ØD7	000 11			3É		1110	10B		0000		3E	0011	
ØD8	000 11			15		0101	1ØC		0000		16	0001	
ØD9	000 11			D3		0011	10D		0000		DЗ	1101	
ØDA	000 11			00		0000	10E		0000		00	0000	0000
ØDB	000 11			21		0001	10F		0000		21	0010	
ØDC	000 11			10		0000	110		0001		10	0001	
ØDD	000 11			27	0010	Ø1111	111		0001		27	0010	
ØDE	000 11			CD	1100	1101	112		0001		CD	1100	
ØDF	000 11			53	0101	0011	113		0001		53	0101	
ØEØ	000 11			Ø1	ดดดด	<i>បាល</i> ១ 1	114		0001		Ø1	0000	
ØE 1	000 11			21	0010	0001	115		0001		21	0010	
ØE2	000 11			48	0100	1000	116		0001		48	0100	
ØE3	000 11			F4		0100	117		0001		F4		0100
ØE4	000 11			22		0010	118		0001		22	0010	
ØE5	000 11			20		0000	119		0001		00		0000
ØE6	000 11			Ø8		1000	11A		0001		Ø8	0000	
ØE7	000 11			06		0110	118				Ø6		0110
ØE8	000 11			Ø8		1000	11C		0001		10		0000
ØE9	000 11	10	1001	ØE		1110	1 1 D	001	0001		ØE	0000	1110
ØEA	000 11	10	1010	Ø5		0101	11E		0001		04		0100
ØEB	000 11	10	1011	DB		1011	11F		0001		78	0111	1000
ØEC	000 11			02		0010	120		0010		DB		1011
ØED	000 11	10	1101	ΑØ	1010	0000	121		0010		02		0010
ØEE	000 11			CA	1100	1010	122		0010		E6		0110
ØEF	000 11	10	1111	F4		0100	123		0010		Ø7		0111
0F 0	000 11	111	0000	00	0000	0000	124	001			EE		1110
ØF1	000 11	111	0001	3E		1110	125		0010		07		0111
ØF2	000 11	111	0010	10	0001	0000	126		0010		CA		1010
ØF3	000 11			81	1000	0001	127		0010		40		0000
ØF4	000 11	111	0100	DЗ	1101	0011	128		0010		Øi		0001
ØF5	000 11			00	0000	0000	129	001			<u>c</u> 2		0110
ØF6	000 11	111	0110	21	0010		12A		0010		10		0000
ØF7	000 11			C8	1100		12B		0010		D3		0011
ØF8	000 11			00		0000	12C		0010		00		0000
ØF9	000 11	111		C5		0101	12D	001	0010	1101	21	0010	0001
ØFA	000 11	111	1010	CD	1100	1101	12E	001	0010	1110		1100	
ØFB	000 11			53	0101		12F	001	0010	1111	00		0000
ØFC	000 11	111	1100	Ø1	0000	0001	130	001	0011	0000	C5	1100	0101
ØFD	000 11	l 1 1	1101	C1	1100	0001	131	001	0011	0001	CD	1100	1101
ØFE	000 11	111	1110	ØD	0000	1101	132		0011		53		0011
ØFF	000 11	111	1111	CB	1100		133		0011		Ø1		0001
100	001 00	000	0000	20	0010	0000	134		0011		79		1001
101	001 00	000	0001	C2	1100		135		0011		C6		0110
102	001 00			EB	1110	1011	136		0011		10		0000
103	001 00			00	0000		137		0011		D3		0011
104	001 00	900	0100	3A	0011	1010	138	001	0011	1000	00	0000	0000

	LOCA	ATION		C	ONTENT	S
139	001	0011	1001	21	0010	0001
13A	001	0011	1010	CB	1100	1000
13B	001	0011	1011	00	0000	0000
13C	001	0011	1100	CD	1100	1101
13D	001	0011	1101	53	0101	0011
13E 13F	001 001	0011 0011	1110	Ø1 C1	0000 1100	0001 0001
140	001	0100	0000	AF	1010	1111
141	001	0100	0001	D3	1101	0011
142	001	0100	0010	00	0000	0000
143	001	0100	0011	ØD	0000	1101
144	001	0100	0100	CB	1100	1011
145	001	0100	0101	20	0010	0000
146	001	0100	0110	C2	1100	0010
147	001	0100	Ø111	1F	0001	1111
148	001	0100	1000	Ø1	0000	0001
149	001	0100	1001	ЗA	0011	1010
14A	001	0100	1010	01	0000	0001
14B	001	0100	1011	08	0000	1000
14C	001	0100	1100	B7	1011	0111
14D	001	0100	1101	FA	1111	1010
14E	001	0100	1110	1B	0001	1011
14F	001	0100	1111	Ø1	0000	ØØØ1 ØØ11
150	001	0101	0000	C3	1100	0000
151	001	Ø1Ø1 Ø1Ø1	0001 0010	00 00	0000	0000
152 153	ØØ1 ØØ1	0101	0011	11	0000	0001
154	001	0101	0100	FF	1111	1111
155	001	0101	0101	FF	1111	1111
156	001	0101	0110	06	0000	0110
157	001	0101	Ø111	4A	0100	1010
158	001	0101	1000	19	0001	1001
159	001	0101	1001	DØ	1101	0000
15A	001	Ø1Ø1	1010	10	0001	0000
15B	001	0101	1011	FE	1111	1110
15C	001	0101	1100	FD	1111	1101
15D	001	0101	1101	2B	0010	1011
15E	001	Ø1Ø1 Ø1Ø1	1110	C3	1100 0101	ØØ11 Ø11Ø
15F 16Ø	001 001	0110	0000	56 Ø1	0000	0001
161	001	0110	0001	Ø8	0000	1000
162	001	0110	0010	D9	1101	1001
163	001	0110	0011	ŽÁ	0010	1010
164	001	0110	0100	00	0000	0000
165	001	0110	0101	Ø8	0000	1000
166	001	0110	0110	23	0010	0011
167	001	0110	Ø111	22	0010	0010
168	001	0110	1000	00	0000	0000
169	001	0110	1001	Ø8	0000	1000
16A	001	0110	1010	D9	1101	1001
16B	001	0110	1011	Ø8	0000	1000
160	001	0110	1100	ED 45	1110 0100	1101 0101
1,6D	001	0110	1101	43	e i ee	MIN1

Fig. 9-2 cont'd. EZ-80 Diagnostic contents.

Ig it into the 24-pin socket on the wire-wrap or nted-circuit board. Be certain that pin 1 is oriented the same direction as the other chips on the board. We you are ready to verify the operation of the -80 by running the Diagnostic Program.

"BRINGING UP" THE EZ-80: PRELIMINARY CHECKS

At this point the reader should have made the ecks of the EZ-80 described in Chapter 7. The folving list of steps are suggested as a reasonable way cautiously "bring up" the system. (Alas, the author; been known to throw caution to the winds and t plug the damn thing in to see if it worked. Temper s detailed list with your own experience!)

- Remove any cabinetry so that the EZ-80 wirewrap or pc board is accessible. Keep the LED display and keyboard connected.
- 2. Make certain the 2758 (or 2716) EPROM is in the proper position (check pin 1 as described in Chapter 7).
- 3. Turn on the power switch and then quickly off.
- Check the fuse. It should be intact. If not, repeat the preliminary steps given in Chapter 7.
 Bear in mind that you may have burned out some chips.
- 5. Turn on the power switch. There should be no smoke visible (seriously!). Sniff a few cursory sniffs above the board. There should be no "hot" smell.
- 3. Cautiously test each semiconductor chip by wetting your finger and testing them as you would a hot iron. Some should be warm, but not hot. You should be able to keep your finger on all but the regulator chip. The regulator chip will probably be too warm to keep your finger on.
- 7. If all is well at this point, you may have seen a display on the LED display. If so, things are proceeding nicely. If a display of 0, 1, 2, 3, etc., is not forthcoming in about 20 seconds from power on, there may be problems with the EZ-80.

"BRINGING UP" THE EZ-80: DIAGNOSTIC OPERATION

The sequence of operation of the EZ-80 Diagnostic m power on is as follows:

- 1. Power switch turned on.
- 2. LED display clears. No visible display.
- 3. Pause 1 to 20 seconds.

- 4. LED display counts from right to left. Each digit position counts from 0 to 9.
- 5. A display of 1 is displayed for a second or so.
- 6. A display of 2 is displayed for a second or so.
- 7. A display of 3 is displayed. After approximately 30 seconds, the display is cleared and there is a 10-second pause. A display of 3 is again displayed for about 10 seconds. The display is cleared for about 10 seconds.
- 8. A display of 4 is displayed for about 30 seconds.
- 9. A display of 5 is displayed for about 10 seconds. The display is cleared. A pause of about 30 seconds follows.
- 10. A display of 6 is displayed for about 10 seconds, followed by a clear of the LED display and a pause of about 30 seconds.
- 11. Steps 2 through 10 repeat continuously.

If the EZ-80 goes through this sequence several times, almost all of the system is operative. If no display occurs, go to the section labeled "Catastrophe!" for remedial action. If the display continuously displays 1, go to the section labeled "Test 1: RAM Memory" for corrective action. If the display continuously displays 2, go to the section labeled "Test 2: RAM Memory." If the display continuously displays 3, go to the section labeled "Test 3: Clock Frequency/NMI" for remedial action. If the 3 is displayed for a time grossly different than 30 seconds, go to the section labeled "Test 3: Clock Frequency/NMI." "Grossly different" means a display time greater than 1 minute or less than 16 seconds (use a stopwatch).

If the sequence above has been successfully repeated several times, continue with the following description of each test. Some of the tests require no action, while others require adjustments or other manual operations.

CATASTROPHE!

If the EZ-80 does not at least sequence through the digit display, read this section for corrective action. Otherwise, this section may be skipped. Have you performed the checks given in Chapter 7? If you have not, now is a good time to perform the simple checks given there. Bear in mind that it may be necessary to replace one or more burned-out chips. If you have performed the checks in Chapter 7, then the chips are probably operative and further checks may be made.

The Z-80 used in the EZ-80 is made for operation at a maximum clock frequency of 2 megahertz (2 million cycles per second). Potentiometer R1 controls this frequency. If the frequency is above 2 megahertz,




Fig. 9-3. EZ-80 clock waveform.


it may simply be too high for operation of the Z-80 microprocessor. Adjust R1 from one "stop" to the other in several steps. For each adjustment, turn the power off, then on after a delay of at least 3 seconds and wait for a display of sequencing digits. If sequencing occurs, go back to the previous section for further checks. For those readers with oscilloscopes, check the clock at pin 6 of the Z-80 and adjust R1 for 1 megahertz. The (typical) clock waveform is shown in Fig. 9-3.

If adjustment of R1 does not help, set the potentiometer midrange and adjust R2 in similar fashion. R2 controls the rate of real-time-clock interrupts. The real-time-clock (NMI) interrupts should occur at 100 per second. If the potentiometer is at an extreme, this could conceivably affect proper operation of the EZ-80. For those readers with oscilloscopes, check the NMI interrupt at pin 17 of the Z-80 and adjust for 100 hertz. The (typical) NMI waveform is shown in Fig. 9-4.

If neither of the above actions results in digit sequencing, the following suggestions may be followed.

- 1. Recheck all wiring with chips removed.
- 2. Perform the checks given in Chapter 7 with all chips inserted except for the 2758 (or 2716).
- 3. Verify the programming of the 2758 once more.
- 4. Replace the Z-80, 6810, and 8255 and repeat the Diagnostic operation.

Remember, there is a logical reason for failure of the EZ-80 and it must fall into one (or more) of the following categories: wiring problems, erroneous EPROM programming, misadjustment of the clock or NMI, or bad chips (roughly in that order of probability)!



1 VOLT/HORIZONTAL DIVISION
0.2 MICROSECOND/HORIZONTAL DIVISION

Fig. 9-4. NMI waveform.

INITIALIZATION

When power is turned on, execution of the EZ-80 Diagnostic starts at location 0. The stack pointer SP is loaded with 880H to initialize the stack to the top of RAM memory. Next, the PPI is initialized by outputting a value of 89H. The LED display is then cleared by zeroing PA0-PA7 of the 8255. With PA4-PA7 equal to zero, no current will flow in any of the LED segments.

Next (SCOPE), the EZ-80 Diagnostic loops from location 14 to 15 for 7*65,536 counts, or approximately 10 seconds for a clock frequency of 1 megahertz. This time may be used to check the data and address outputs of the Z-80 with an oscilloscope. There should be activity in the form of pulses of less than a microsecond on many of address lines A0-A8, and data lines D7-D0. The pulses observed will not be very regular and sample waveforms cannot be shown.

LED DIGIT SEQUENCING

The next section of the EZ-80 Diagnostic sequences the LED digits from right to left, counting each from 0 to 9. Each digit is displayed for about 1 second by the loop at LED10. An outer loop at LED05 increments the character displayed from 0 through 9. Another outer loop at LED05 enables first the rightmost digit (10H address), and then the other three digit positions (20H, 40H, and 80H).

TEST 1: RAM MEMORY

Test 1 of the EZ-80 Diagnostic performs a very cursory check on 6810 RAM memory operation. First,

zeros are stored in RAM memory location 802H and then read back. If other than zero is read back, the EZ-80 Diagnostic loops at location 49H. Next, all ones are stored in RAM memory location 802H and then read back. If other than ones are read back, the program loops at location 54H. In either case, the effect of the loop is to cause 1 to be displayed continuously on the LED display indicating that one or more data lines connecting the Z-80 to 6810 are bad, or that the 6810 chip is bad. Corrective action would be to recheck 6810/Z-80 wiring and to replace the 6810.

TEST 2: RAM MEMORY

Test 2 performs a check on all locations in 6810 RAM memory from 802H through 87FH. Zeros and ones are alternately stored in each location. The test is repeated 65,536 times. If other than zeros or ones are read back, the program loops at 75H or 7CH, resulting in a continuous display of 2. Corrective action would be to replace the 6810 RAM.


NMI INTERRUPT PROCESSING

From the instant that the EZ-80 is "powered up," NMI interrupts occur at a rate of (ideally) 100 times

per second. Each interrupt causes an automatic branch to location 66H. The contents of 66H is a jump to location NMIHAN (161H). This NMI Interrupt Processing Routine increments (adds one) to the contents of locations 800/801H, treated as a 16-bit value. These locations serve as a real-time-clock count that counts from 0000H through FFFFH (0 through 65,535 in decimal notation) every 65,535/100 = 655.35 seconds.

The real-time-clock count is used for Test 3 of the EZ-80 Diagnostic on, as a means to determine delays. Resetting the locations to 0 and then checking for a count of 100, for example, would indicate that 1 second has elapsed.

It is important to note that the NMI interrupts occur independently (and invisibly) of the operation of the rest of the EZ-80 Diagnostic. The action of the NMI exercises the top locations of 6810 RAM (for storage of the return address) and the first two bottom locations of RAM. In fact, then, memory test 1 is probably redundant if the NMI interrupt is active. One operation that could be performed in case of a catastrophic failure in the EZ-80 would be to place 0 volts on pin 17 of the Z-80 (Fig. 9-5) to see if the Diagnostic sequences through to Test 3 (where it will remain). If this fix allows proper operation up



TOP VIEW (BARE SIDE)

to Test 3, further checks should be made on the NMI real-time-clock interrupt.

TEST 3: CLOCK FREQUENCY/NMI

This test in the EZ-80 Diagnostic is used to calibrate the clock frequency of the EZ-80 and the NMI frequency. The time between the first display of 3 and the blanking of the 3 should be exactly 30 seconds. Use a stopwatch to adjust R1 until the period is as close to 30 seconds as possible. If the period is not adjustable to 30 seconds $\pm \frac{1}{2}$ second, check component values or use a new MC4024

The second part of this test tests the NMI frequency. The time between the second disappearance of the 3 and the appearance of 4 should be exactly 10 seconds. Use a stopwatch to adjust R2 until this period is as close to 10 seconds as possible. If the period is not adjustable to 10 seconds $\pm \frac{1}{2}$ second, check component values or replace the MC4024. Fine tuning of the NMI frequency can be performed during the applications programs that require a real-time-clock (not all of them do).

If the EZ-80 Diagnostic "hangs" during this test, and continually displays the second occurrence of the digit 3, the NMI interrupt is not operative. Corrective action would be to recheck the NMI wiring and component values or to replace the MC4024.

Some of the applications, such as the Timer and Frequency Counter/Tachometer, call for precise NMI and clock frequencies. A "fine tuning" of R1 and R2 is possible by adding small resistance values in series with the 10K fixed resistor from R1 or R2 to ground. This results in a total resistance of greater than 10K ohms as follows:

$$R_{\text{TOTAL}} = R_{\text{NEW}} + 10,000 \text{ ohms}$$

adding 10 ohms, for example, will result in a total resistance of 10,010 ohms, which will *increase* the NMI or clock frequency slightly. Either a small *series* fixed or variable resistance may be used to "fine tune" in this fashion to obtain frequencies very close to 100 Hz or 1 MHz.

TEST 4: OUTPUT LINES

This test enables output lines OUT1 through OUT6 for ½ second and then disables the lines for ½ second. This action is repeated for 30 seconds. The resulting output on all lines is shown in Fig. 9-6. The output of any line may be checked with a simple LED logic probe (see Chapter 7), a commercial logic probe, a voltmeter, or an oscilloscope. Cycling from 0 to 1 and back should occur at a 1-second rate for 30 seconds.

If any of the six lines do not show the cycling, recheck the wiring to the 74368 or replace the chip.




Fig. 9-6. Test 4 OUT line waveforms.

TEST 5: INPUT LINES

This EZ-80 Diagnostic test checks the state of input lines IN1 through IN5. All five lines are scanned for 30 seconds. If any line is low (ground), its number is displayed. One or more lines may be made low by clipping a lead from ground to the line (ground is shown in Fig. 9-5). All lines should be tested in this fashion and the wiring around the 74LS04 rechecked or the chip replaced if any line fails to be detected.

TEST 6: KEYBOARD SCAN

The last test of the EZ-80 Diagnostic is the key-board scan test. After a 10-second display of "6," the Diagnostic continuously *scans* the keyboard, looking for a key depression. If a key is found to be depressed, its row and column number are displayed. The row and column numbers for the 12 keys are shown in Fig. 9-7. The test continues for 30 seconds.

A complete check of all keys should be performed. If a key is continuously on or cannot be activated, an off line check of the keypad should be made with an LED logic probe or a voltmeter until the key operates smoothly. If the keypad plug is not connected and a key is still on, check the 74LS05 and other wiring, or replace the chip.

THE EZ-80 DIAGNOSTIC

We've been speaking primarily about the operation of the EZ-80 Diagnostic without regard to how it operates. The reader may care to examine the listing in detail to see how the various components of the system operate. The comments column (the last column) is indented to show nesting of loops, which may help the reader in following the flow. The program proceeds from start to end in straightforward




Fig. 9-7. Keyboard scan testing.

fashion, with the exception of NMI processing. An NMI may occur at any time in any part of the program. Where it does, a transfer to location 66H is made with the return address saved in the stack. Location 66H contains a jump to NMIHAN at 161H. This routine first swaps the general registers (EX and EXX) and then bumps the real-time-clock count in 800/801H by one. The general registers are then swapped again and a RETN (RETurn from Nonmaskable Interrupt) is made to return control to the interrupted instruction.

Only one other subroutine is used in the EZ-80 Diagnostic, the DELAY subroutine at 153H. This subroutine can be called at any time and simply delays 1 millisecond (1000 second) for every count in the HL register pair, assuming a clock frequency of 1 megahertz.

SECTION 3

EZ-80 Projects

EZ-80 Applications Programs

This section describes the EZ-80 software. Previous chapters have described the theory and construction of the EZ-80 hardware with some general software theory. Section 3 will in large part consist of descriptions of applications programs for the EZ-80, i.e.:

- A Microcomputer Educator for running short tutorial programs
- A Combination Lock to create a coded electronic lock
- A Burglar Alarm that detects up to five inputs
- A Morse Code Generator that sends random code for code practice
- A Telephone Dialer that records and automatically calls up to 100 telephone numbers
- A Morse Code Sender that sends Morse code messages for amateur radio or other applications
- A Frequency Counter/Tachometer that counts frequency pulses up to 50,000 pulses per minute
- A Timer that can be programmed for 2 minutes to 100-day cycles
- A Music Synthesizer that plays electronic music

In addition, a chapter is presented on "blue-sky" projects for the EZ-80. With proper user programming the EZ-80 can be used for a variety of user projects including intelligent controllers for computer systems and distributed processing.

The remainder of this chapter describes the Common Area program used in all applications programs of this section and "standard" hardware devices that can be attached to the EZ-80 for control, output, and input for the applications.

MEMORY MAPPING

The memory mapping for all applications in this section is shown in Fig. 10-1. The area from location 0 to 1FFH (511) is taken up by a program called the *Common Area*. The Common Area is a collection of subroutines that are useful in applications programs,

in addition to a routine that processes the NMI (real-time-clock) interrupt and updates the display.

The second half of EPROM from about 200H (512) to 3FFH (1023) is available for the applications programs in this book. In many cases the applications program will require almost all of this area. In a few cases the applications programs are shorter and more than one can be put into EPROM at the same time. A special case occurs when a 2716 EPROM is used. The 2716 adds another 1024 bytes of EPROM, making it possible to use more than one program in EPROM. However, the programs presented here must be relocated by some special techniques in this case. These techniques are described later in the chapter.

The RAM area is located at locations 800H (2048) to 87FH (2175). The first 24H locations of RAM (800H-823H) are used for variable storage for variables used by the Common Area. The last 20 or so locations are used by the memory stack for CALLs and storage of temporary data. The area used by the stack probably does not exceed 20 bytes although at any given time it is variable and is dependent upon the number of nested levels of CALLs and PUSHes in effect. Two bytes of stack are used for every level of CALL or for every PUSH. The remaining RAM area is available for applications program variable or table storage. Assuming 20 locations for stack use and 36 for Common Area use, this leaves 128 – 56 or about 72 locations from 824H through 86C.

COMMON AREA PROGRAM

The Common Area program is shown in Fig. 10-2. This data must be programmed into EPROM for all applications programs in this book. The only locations that will change are locations 1 and 2. These two locations define the address of the applications program. In many cases the starting address of the applications program will be 220H, and a 20H can be programmed into location 1 and a 02H can be




Fig. 10-1. EZ-80 memory mapping for applications programs.

programmed into location 2. Another caution: Note that locations 36H and 37H are left unprogrammed as are 5DH-65H. This is noted so that the user does not erroneously go on to the next byte if he or she is programming while looking at the listing.

SUBROUTINE VECTORS

The first instruction executed after powering up the EZ-80 is the "JP PROGRAM" at locations 0-3. With the address of the applications program in locations 2 and 3, this will result in a jump to the start of the applications program (typically 220H).

The applications program uses 10 subroutines in the Common Area. The *vectors* for these subroutines are at locations 3–20H. These vectors are simply jumps to the subroutines. When an applications program wants to read a character from the keyboard, for example, it executes a "CALL GETCHR," which calls the instruction at location 9. This instruction jumps to subroutine GETCHS at 109H, where the character is read and a return is made back to the applications program. The only reason that a CALL is not made directly to the subroutine is to conveniently group the locations of all subroutines.

INITIALIZATION SUBROUTINE

The primary subroutine in the Common Area is the initialization subroutine INIT (all subroutines will be

called by their vector designations). When INIT is called at the start of the applications program, it initializes the 8255 PPI by outputting an 89H. This sets up the 8255 as 8 sets of outputs (PA7-PA0), 8 sets of outputs (PB7-PB0), and 8 sets of inputs (PC7-PC0). The second thing that INIT does is to move certain variables from the applications area to the applications RAM area starting at PROGR or 824H. The variables that will be moved range from none to seventy or so, depending upon the applications area. In moving the variables, they are initialized to initial conditions which are necessary in many cases. For example, the Combination Lock applications program uses a default sequence of code digits. Every time INIT is called, this default sequence is loaded into RAM. The sequence may be redefined in the program, but the default values allow initialization of a known code.

COMMON VARIABLES

The RAM area below 824H is dedicated to the Common Area variables used by the Common Area program and, in some cases, the applications program. The first 5 bytes represent the real-time-clock variables of days, hours, minutes, seconds, and hundredths of seconds. The next 7 bytes are the LED display buffer; the first three bytes are never displayed but are used to hold garbage stored during binary to bcd conversion (BINBCD). The real-time-clock may be disabled by storing a nonzero value in DISABL. Two variables associated with automatic (NMI) update of the display are next: LEDNO and LEDPOS. BLINV may be set to automatically blink the display. The next 16 bytes are dedicated to the input buffer INBUF. Input digits are stored in this area as they are read in from the keyboard. The last variable is NOCHR, which holds the number of characters input during entry of keyboard commands.

NMI INTERRUPT HANDLER

The NMI Interrupt Handler is always active. Every ½000 second this routine is automatically entered at location 66H (NMIHAN). The NMI routine serves two functions: It updates the real-time-clock and it outputs the next digit to the LED display.

When NMIHAN is entered, the cpu registers are switched; this action keeps any flags and registers used by the applications program and Common Area routines intact. If the DISABL flag is not set, the routine then updates the real-time-clock.

The real-time-clock is updated by adding 1 to the HUNDS (hundredths) variable. If this is equal to

```
00101 ;
                               Z8ØMDP COMMON AREA
           00102 ;
                                    00-04
           00140 :
2000
           00150
                        ORG
                                               SEPROM LOCATION Ø
           00150 ;
           00170 ; JUMP TO PROGRAM
           00180 :
                                               "JP PROGRAM"
2000 C3
           00190
                        DEFB
                                ØC3H
0001 FEFF
           00191
                        DEFW
                                -1
                                               ; PUT ADDRESS HERE
           00200 ;
           00210 ;
           00220 ; SUBROUTINE VECTORS
           00230 ;
0003 C32100
           00240 INIT
                        JP
                                INITS
                                               ; INITIALIZATION SR
                        JP
0006 C3CF00
           00250 INPUT
                                INPUTS
                                               ; INPUT SR
                        JP
                                               GGET ONE KB CHARACTER SR
           20260 GETCHR
0009 C30901
                                GETCHS
000C C31C01
                                               ISCAN KEYBOARD SR
           00270 KEYSON
                        JΡ
                                KEYSCS
พิศติF 035201
                        JΡ
           00280 ROW
                                ROWS
                                               SCAN ROW SR
0012 C36501 00290 BCDBIN JP
                                               CONVERT BCD TO BINARY SR
                                BCDBIS
2015 C38001
           00300 BINBCD
                        JP
                                BINBCS
                                               CONVERT BINARY TO BCD SR
                        JP
                                DELAYS
                                               ; DELAY SR
0018 C3AD01
           00310 DELAY
                        JP
                                BLINKS
                                               BLINK LEDS SR
ØØ18 C38AØ1
           00320 BLINK
001E C3CA01 00330 BRANCH JP
                                BRANCS
                                               BRANCH SR
           00340 ;
           QQ35Q ;***********************************
           00360 ;* INITIALIZATION PROGRAM. MOVES INITIALIZATION DATA
           00370 ;*
                       FROM EPROM TO RAM.
                            ENTRY: (HL) = START OF PROGRAM DATA
           00380 ;*
                                  (8C)=# OF SYTES OF INIT DATA
           20390 :*
           00395 ;*
                                  CALL INIT
                            EXIT: PROGRAM DATA MOVED
           20400 ;*
           20420 ;
0021
           00430 INITS
                        EQU
                                               SSET MODE CONTROL WORD
2021 3E89
           20440
                         L.D
                                A,89H
0023 D303
           00450
                         OUT
                                               SET MODE 0, SUBMODE 3
                                (3) \cdot A
                                DE, PROGR
0025 112408
           20460
                        L.D
                                               START OF PROGRAM RAM
0028 ED80
           00470
                        LDIR
                                                  MOVE PROGRAM DATA
002A 213900
           00480
                        LD
                                HL: INITD
                                                       START OF GEN VARIABLES
                                DE,800H
                                                       SEPROM DEFAULTS
002D 110008
           00490
                        LD
                                               SEPROM SIZE
0030 012400
           00500
                        LD
                                BC, INITL
            00510
                         LDIR
                                                  ; MOVE GEN VARBLS
0033 EDB0
                                               FRETURN TO CALLING PROG
0035 09
            20520
                         RET
            00522 ;
                   RESTART 38H LOCATION FOR PATCHES
            00523 ;
00524 ;
                         ORG
0038
            00525
                                38H
                                               RETURN TO FF INSTRUCTION
                         RET
0038 09
            00526
            00530 ;
            20540 ; INITIALIZATION DATA COMMON TO ALL PROGRAMS
            00550 ;
                                               ;RTC DAYS (DAYS)
2039 20
            00560 INITD
                         DEFE
                                Ø
```

Fig. 10-2. Common Area program listing.

```
RTC HOURS (HOURS)
003A 00
              00570
                            DEER
                                    7
                                                         MINUTES (MINS)
              00575
203B 20
                            DEFB
                                    Ø
                                                     ; RTC
0030 00
                                                     FRTC SECONDS (SECS)
              00580
                            DEFB
                                    Ø
203D 00
                                                     ;RTC HUNDREDTHS (HUNDS)
              20590
                            DEFB
                                    Ø
003E 00
              00400
                            DEFB
                                    Ø
                                                     ; PROTECT BYTES FOR LED
003F 00
                                                     PROTECT BYTES FOR LED
                            DEFB
                                    Ø
              00610
0040 00
                            DEFB
                                                     PROTECT BYTES FOR LED
              00620
                                    0
                                                     ;LED BUFFER (LEDBUF)
0041 00
              DOARD
                            DEER
                                    Ø
0042 00
              00540
                            DEFB
                                    0
                                                     ;LED BUFFER DIGIT 2
2043 00
              00650
                            DEFB
                                    Ø
                                                     :LED BUFFER DIGIT 3
0044 00
              00660
                            DEFB
                                    Ø
                                                     ;LED BUFFER DIGIT 4
0045 00
                                     Ø
                                                     ; DISABLE RTC (DISABLE)
              00670
                            DEF8
                                                     ;LED DIGIT# (LEDNO)
0046 03
              00480
                            DEFB
                                     3
                                                     (LEDPOS)
0047 10
              00690
                            DEFR
                                     10H
0048 00
              00700
                            DEFB
                                    (7)
                                                     BLINK (BLINV)
2049 20
              20710
                            DEFB
                                     Ø
                                                     PROTECT BYTE FOR INPUT
004A 00
              00720
                            DEF8
                                     Ø
                                                     PROTECT BYTE FOR INPUT
204B 20
              20730
                            DEFB
                                     Ø
                                                     SPROTECT BYTE FOR INPUT
004C 0000
              00740
                            DEFW
                                     0
                                                     ; INPUT BUFFER (INBUF)
                                    Ø
204E 2000
              00750
                            DEFW
              00760
                                    Ø
0050 0000
                            DEFW
                            DEEM
                                     Ø
0052 0000
              90770
              00780
0054 0000
                            DEEW
                                     (7)
0056 0000
              20790
                            DEFW
                                     Ø
                                     Ø
0058 0000
              00800
                            DEEW
205A 2000
              00810
                            DEEW
                                     Ø
0050 00
              00820
                            DEER
                                    0
                                                     :# OF INPUT CHRS (NOCHR)
0024
              00830 INITL
                            EQU
                                     $-INITD
                                                     SSIZE OF DEFAULTS
              00940
              20850 ; LOCATIONS OF VARIABLES AFTER RELOCATION
              00860
                                     SØØH
2800
              00870 DAYS
                            EQU
0801
              00880 HOURS
                            EQU
                                     DAYS+1
              00885 MINS
                            EQU
0802
                                    HOURS+1
              00890 SECS
                            EQU
0803
                                    MINS+1
              00900 HUNDS
                                    SECS+1
0804
                            EQU
              00910 LEDBUF
ดลดล
                            F(01)
                                    HUNDS+4
2800
              00920 DISABL
                            EQU
                                    LEDBUF+4
Ø8ØD
              00930 LEDNO
                            EQU
                                    DISABL+1
280E
              20935 LEDPOS
                            EQU
                                    LEDNO+1
              00940 BLINV
080F
                            EQU
                                    LEDPOS+1
0813
              20950 INBUF
                            EQU
                                    BLINV+4
                            EQU
                                     INBUF+16
0823
              00960 NOCHR
0824
              ØØ97Ø PROGR
                            EQU
                                    NOCHR+1
              00990 :* NMI INTERRUPT HANDLER. UPDATES RTC AND DISPLAY
              01000 ;* ENTERED ONCE EACH 1/100TH SECOND
                    01010
              01020
                    ;
2066
              01025
                            ORG
                                                     SFIXED NMI LOCATION
                                    66H
0066
              01030 NMIHAN
                            EQU
                                     AF, AF
2066 08
              01040
                            EΧ
                                                     SAVE AFF
0067 D9
                                                     SAVE OTHER REGISTERS
              01050
                            EXX
0068 3A0C08
              01060
                            LD
                                    A, (DISABL)
                                                     ; IS RTC FUNCTION REQ'D?
```

0068 0060	87 2028	01070 01080		OR IR	A NZ,LEDOUT	;TEST DISABLE ;GO IF NO RTC REQ''D
MADO	2020	01090	_	? K	NZ (LEDOO)	300 IF NO RIC REG D
				UPATE	RTC.UPDATES DHMS	H IN 5 BYTES
			;			
006E		01120	UPRTC E	EQU	\$	
006E	210408	01130	L	_D	HL, HUNDS	POINT TO 100THS
0071		01140	_	INC	(HL)	BUMP 100THS
0072		01150		_D	A ₁ (HL)	GET COUNT
2073		01160		CP 	100	TEST FOR 1 SECOND
0075		01170		JR VOD	C, LEDOUT	;GO IF 0-9 9 ; 0
0077 0078		01180 01190		(OR D	A (HL),A	STORE Ø AND CARRY
0070		01200		DEC	HL	POINT TO SECONDS
007A		01210		INC	(HL)	BUMP SECONDS
007B		01220		_D	A, (HL)	GET COUNT
	FE3C	01230		Σ P	50	TEST FOR 1 MINUTE
007E	3816	01240		JR	C,LEDOUT	;60 IF 0-59
0080	AF	01250		KOR	A	;∅
0081		01260		D	(HL),A	STORE Ø AND CARRY
0082		01270		DEC	HL	POINT TO MINUTES
0083 0084		01280 01290		ZNC LD	(HL) A ₁ (HL)	;BUMP MINUTES ;GET COUNT
	FE3C	01300		_ <i>D</i> OP	5 0	TEST FOR 1 HOUR
	380D	01310		JR	C,LEDOUT	;60 IF Ø-59
2089		01320		XOR	A	; Ø
008A	77	01330	i.	_D	(HL) +A	STORE Ø AND CARRY
0088	28	01340	-	DEC	HL .	POINT TO HOURS
008C		01350		INC	(HL)	BUMP TO HOURS
ØØ8D		21360		_D	A, (HL)	GET COUNT
	FE18 38Ø4	01370 01380		C₽ JR	24 C,LEDOUT	:TEST FOR 1 DAY :GO IF Ø-23
0070		01390		XOR	A	; Ø
0093		01400		_D	(HL),A	STORE Ø AND CARRY
0094	2B	01410	1	DEC	HL	FPOINT TO DAYS
0095	34	21420		INC	(HL)	BUMP DAYS
		01430				
						FOUR LED DIGITS
				UF.OUTP(UT 1 OF 4 TO LEDS	j .
0096		01460		EQU	\$	
	3A@D@8	21480		LD	A, (LEDNO)	GET DIGIT #
0070		01490		LD	C+A	NOW IN C
	0600	01500		LD	8,0	INOW IN BC
	210808	01510		LD	HL, LEDBUF	:LED BUFFER
009F	09	01520		ADD	HL,BC	POINT TO DIGIT
ØØAØ	46 3AØEØ8	0153 0 0154 0		LD LD	B,(HL) A,(LEDPOS)	GET CURRENT DIGIT LED POSITION ADDRESS
00A1		01550		OR	8	;MERGE
	D300	01560		OUT	(Ø),A	OUTPUT
	3AØDØ8	01565		LD	A: (LEDNO)	;DIGIT #
ØØAA		01570		DEC	A	BUMP DIGIT #
	E603	01580		AND	3	:MODULO 4
ØØAD	32 0 D 0 8	01590		LD	(LEDNO) + A	SAVE DIGIT #

```
0080 JA0E08
                01610
                               LD
                                                         ;LED POSITION ADDRESS
                                       A, (LEDPOS)
00B3 CB27
               01620
                               SLA
                                                         ; ALIGN
0085 2002
0087 3E10
               01630
                               JR
                                       NZ, LED10
                                                         :GO IF OK
      3E1Ø
               01640
                               LD
                                       A: 10H
                                                         START OVER
0089 320E08
               01650 LED10
                              LD
                                                         ;SAVE POSITION ADDDRESS
                                        (LEDPOS), A
00BC 3A0F08
00BF 87
               01660
                               LD
                                       A, (BLINV)
                                                         FIS BLINK ON?
               01670
                               OR
                                       Α
                                                         : TEST
0000 2809
               01690
                               JR
                                       Z:LED20
                                                         ;GO IF NO
0002 3A0408
               01700
                              LD
                                       A, (HUNDS)
                                                         ;GET 100THS
ØØC5 E64Ø
               01710
                               AND
                                       40H
                                                         GET 64/100THS BIT
00C7 2002
               01720
                               JR
                                       NZ, LED20
                                                         GO IF NOT Ø
0009 D300
               01730
                               OUT
                                       (Ø),A
                                                         :TURN OFF
00CB 08
               01740 LED20
                              EΧ
                                       AF, AF?
                                                         SWITCH A.F.
0000 D9
               01750
                               EXX
                                                         SWITCH OTHER REGS
00CD ED45
               01760
                               RETN
                                                         RETURN FROM NMI INT
               01770 ;
               01780
                     01790
                     ;* GET INPUT SUBROUTINE. GETS AN INPUT STRING OF *
               01800
                     ;* CHARACTERS.
               01810
                      : *
                             ENTRY: NO SPECIAL SETUP
               01815
                      $ ¥
                                     CALL INPUT
               01820
                      ; *
                             EXIT:
                                     INPUT CHARACTERS IN INBUF
               01830
                                     (HL)=POINTS TO LAST CHARACTER
               01840
                      3 <del>X</del>
                                     (C)=# OF CHARACTERS INPUT
               01850
                      ***
               01860
00CF
               01880 INPUTS
                              EQU
00CF 211308
               01900
                              LD
                                       HL, INBUF
                                                         POINT TO INPUT BUF
00D2 0E00
               01910
                              LD
                                       0,10
                                                         INITIALIZE # OF CHARS
00D4 E5
               01920 INP05
                              PUSH
                                       H
                                                            SAVE POINTER
ØØD5 C5
               01930
                              PUSH
                                       80
                                                            SAVE COUNT
00D6 CD0900
               01940
                              CALL
                                       GETCHR
                                                            GET CHARACTER
ØØD9 01
               Ø195Ø
                              POP
                                       90
                                                            RESTORE COUNT
00DA E1
               01960
                              POP
                                       HL
                                                            RESTORE POINTER
00DB FEFE
               21970
                              ĈР
                                       ØFEH
                                                            STEST FOR END
ØØDD
     08
               01980
                              RET
                                                            RETURN IF DONE
00DE FEFF
               01990
                              OP
                                       ØFFH
                                                            TEST FOR BACKSPACE
00E0 2008
               02000
                              JR
                                       NZ, INP10
                                                            GO IF NOT BACKSPACE
ØØE2 79
               02010
                              L.D
                                       A \cdot C
                                                            ;GET #
00E3 B7
               02020
                              OR
                                       Α
                                                            :TEST FOR Ø
ØØE4 28EE
               02030
                              ĴΚ
                                       Z: INPØ5
                                                            3GO IF NONE INPUT
00E6 0D
               02040
                              DEC
                                       C
                                                            JADJUST COUNT
00E7 28
               02050
                              DEC
                                       HL
                                                            SADJUST POINTER TO LST
00E8 18EA
               02060
                              JR
                                       INPØ5
                                                            :GO FOR NEXT
00EA 77
               02070 INP10
                              LD
                                       (HL)_{\bullet}A
                                                            STORE CHARACTER
00EB 00
               02080
                              INC
                                       C
                                                            BUMP COUNT
00EC E5
               02090
                              PUSH
                                       HL
                                                            SAVE PNTR
00ED C5
               02100
                              PUSH
                                       80
                                                            SAVE COUNT
00EE 110808
               02110
                              ! D
                                       DE, LEDBUF+3
                                                            ;LED BUFFER DESTINATION
00F1 0600
               02120
                              LD
                                       8,0
                                                            ; ZERO HIGH ORDER
00F3 79
               02121
                              LD.
                                       A.C
                                                        #GET COUNT 1-X
00F4 FE04
               02122
                              CP.
                                                        :TEST FOR 1-3
00F6 FAFB00
               02123
                              JP
                                       M: INP11
                                                        :60 IF 1-3
00F9 3E04
               02124
                              LD
                                       A + 4
                                                        14 OR ABOVE
```

```
COUNT OR 4
00FB 4F
              Ø2125 INP11
                            L.D
                                    C<sub>3</sub>A
                                                        TRANSFER FOR DISPLAY
00FC EDB8
                            LDDR
              02130
                                                        RESTORE COUNT
ØØFE C1
              02140
                            POP
                                    BC.
                                                        RESTORE PNTR
00FF E1
              02150
                            POP
                                    HL
                                                        BUMP POINTER
0100 23
              02160
                            INC
                                    HL
                                                        TEST COUNTER FOR 16
                                    4, C
0101 CB61
              02170
                            BIT
Ø103 28CF
                                                        ;60 IF LT 16
              02180
                                    Z: INPØ5
                            JR
              02190
                                    HL
                                                        ;DON'T ALLOW
0105 28
                            DEC
                                                        MORE THAN 16
Ø106 ØD
              02200
                                    0
                            DEC
Ø107 180B
                                    INPØ5
              02210
                            JR
                                                        ; CONTINUE
              02220 ;
              Ø223Ø ;***********************************
              02240 ;* GET CHARACTER ROUTINE. GETS ONE KEYBOARD CHARACTER. *
              92250 :*
                           ENTRY:NO SPECIAL SETUP
              Ø2255 ;*
                                         GETCHR
                                    CALL
              Ø226Ø ;*
                           EXIT: (A)=BCD DIGIT Ø TO 9, -1 FOR LEFT
                                     BRACKET, OR -2 FOR RIGHT BRACKET
              Ø227Ø ;*
              Q2280 ;*********************************
              02290 :
0109
              02300 GETCHS EQU
                                    KEYSON
                                                       STEST FOR CHAR
0109 CD0C00
              02310 GET10
                            CALL
0100 28F8
              02320
                            JR
                                    Z,GET10
                                                       3GO IF NONE
010E F5
              02330
                            PUSH
                                    AF
                                                     SAVE CHARACTER
010F CD0C00
                                    KEYSON
                                                        :TEST FOR CHAR
              Ø234Ø GET2Ø
                            CALL
                                                        :GO IF SAME CHAR
0112 20FB
              02350
                            JR
                                    NZ,GET20
                                                    310 MILLISEC DELAY
0114 210A00
              02360
                            LD
                                    HL:10
                                                     ; DELAY SR
                                    DELAY
Ø117 CD1800
              02370
                            CALL
Ø11A F1
              02380
                            POP
                                    AF
                                                     RETRIEVE CHARACTER
              02390
                            RET
011B 09
                                                     : RETURN
              Ø24ØØ ;****************************
              02410 ;* KEYBOARD SCAN. TEST FOR KEY PRESS.
              02420 ;*
                         ENTRY: NO SPECIAL SETUP
                                  CALL KEYSON
              02425 **
                                  Z FLAG SET IF NO KEY ELSE
              Ø243Ø ;*
                           EXIT:
                                  (A)=BCD DIGIT Ø-9, -1 FOR LEFT BRACKET
              02440 ;*
              02450 ;*
                                  OR -2 FOR RIGHT BRACKET
              Ø246Ø ;**********************************
              02470 :
Ø11C
              02480 KEYSCS
                            EQU
0110 0603
                                                     FOR "3" KEY
                                    9,3
              02530
                            LD
011E 3E80
                                                     ROW 1
              02540
                            LD
                                    A+8ØH
0120 CD0F00
              02550
                            CALL
                                    ROW
                                                     TEST ROW 1
                                                     :GO IF NON-ZERO
                                    NZ,KEY10
0123 2025
              02560
                            JR
0125 0606
                                                     ;FOR "6" KEY
              02570
                            LD
                                    9,6
                                                     ; ROW 2
Ø127 3E4Ø
              02580
                                    A, 40H
                            L.D
                                                     :TEST ROW 2
                                    ROW
0129 CD0F00
              02590
                            CALL
                                                     ;GO IF NON-ZERO
;FOR "9" KEY
012C 201C
012E 0609
              02600
                            JR
                                    NZ:KEY10
                                    8,9
                            LD
              02610
0130 3E20
                                                     FROW 3
              02620
                            LD
                                    A+20H
                                                     TEST ROW 3
                                    ROW
Ø132 CDØFØØ
              02630
                            CALL
                            JR
                                                     :GO IF NON-ZERO
0135 2013
              02640
                                    NZ, KEY10
0137 0603
              02650
                            LD
                                    9,3
                                                     *FOR ")" KEY
Ø139 3E10
                            LD
                                                     FROW 4
              02660
                                    A . 10H
                            CALL
                                    ROW
                                                     STEST ROW 4
213B CD0F00
              02670
```

```
013E 2810
             02680
                           JR
                                  Z,KEY20
                                                  GO IF NO KEY PRESS
0140 D602
              02700
                           SUB
                                                  ; NOW -1, Ø, +1
0142 2806
             02710
                           JR
                                  Z, KEY10
                                                  ;GO IF "0" KEY
Ø144 CB7F
             02720
                           BIT
                                                  TEST SIGN
                                  7 . A
0146 2002
             02730
                           JR
                                  NZ, KEY10
                                                  GO IF MINUS
0148 3EFE
014A 06FF
             02740
                          LD
                                  A, ØFEH
                                                  SET RIGHT BRACKET
             02750 KEY10
                          LD
                                  B,ØFFH
                                                  DUMMY VALUE
Ø14C CB78
             02760
                           BIT
                                  7 , B
                                                  RESET ZERO FLAG
Ø14E 18Ø1
             02770
                                  KEY30
                           JR
                                                  ; RETURN
Ø15Ø AF
             02780 KEY20
                           XOR
                                                  ;SET ZERO FLAG
Ø151 C9
             Ø279Ø KEY3Ø
                           RET
                                                  FRETURN
             02800 ;
             02810 ;****************************
             02820 ;* ROW SUBROUTINE. TEST SPECIFIED KEYBOARD ROW
             02830 ;*
                          ENTRY: (B) = RIGHT HAND BCD VALUE
             02840 ;*
                                (A)-ROW ADDRESS
             Ø2845 ;*
                                CALL
                                     ROW
             Ø285Ø ;*
                          EXIT: (A)=BCD VALUE OF KEY OR ZERO
             Ø286Ø ;*
                                (B)=DESTROYED
             Ø287Ø ;*
                                Z FLAG SET IF NO KEY
             02880 ;****************************
             02890 ;
0152
             02900 ROWS
                          EQU
Ø152 DBØ2
             02910
                           TN
                                  As (2)
                                                  GET ROW GET 3 COLUMN BITS
Ø154 E6Ø7
             02930
                           AND
Ø156 EEØ7
             02935
                           XOR
                                  7
                                                  FACTIVE LOW
Ø158 ØF
             Ø294Ø ROW1Ø
                           RRCA
                                                     SET CARRY
0159 3807
             02950
                                  C:ROW2Ø
                           JR
                                                     FRETURN IF FOUND
Ø15B Ø5
             02960
                          DEC
                                 B
                                                    SADJUST BCD COUNT
Ø150 B7
             02970
                          OR
                                  Α
                                                     TEST FOR DONE
015D 20F9
             02980
                                  NZ:ROW10
                          JR
                                                    STRY AGAIN
015F AF
             02990
                          XOR
                                  A
                                                 :0 FOR NO KEY
0160 1802
             03000
                          JR
                                  ROW3Ø
                                                 RETURN
0162 78
             03010 ROW20
                         LD
                                  A,B
                                                 BCD VALUE
Ø163 B7
             03020
                          OR
                                                 :SET ZERO VALUE OR NON-@
Ø154, C9
             03030 ROW30
                          RET
                                                 ; RETURN
             03040 ;**************************
             03050 :* BCD TO BINARY CONVERSION ROUTINE. CONVERTS UP TO
             03060 ;* 5 DIGITS TO BINARY (0 TO 65535).
             03070 ;*
                         ENTRY: (IX)=POINTER TO FIRST BCD DIGIT
             Ø.4Ø8Ø ;*
                                (B) =# OF CHARACTERS
             03090 ;*
                                (DE)=MAXIMUM VALUE
             03095 ;*
                                CALL BODBIN
             Ø31ØØ ;*
                         EXIT:
                                (HL)=BINARY VALUE
                                CARRY SET IF UNDER LIMIT, RESET IF OVER
             03110 ;*
             Ø3112 ;*
                                OR EQUAL
             03120 ;
0165
             Ø313Ø BCDBIS EQU
Ø165 D5
             03140
                          PUSH
                                  DE
                                                 SAVE LIMIT
0166 210000
             03150
                                  HL , Ø
                          LD
                                                 FINITIALIZE SUBTOTAL
0169 29
             03160 BCD10
                          ADD
                                  HL + HL
                                                    :SUBTOTAL*2
Ø16A E5
             03170
                          PUSH
                                  HL
                                                    ;SAVE ST*2
Ø16B 29
             03180
                          ADD
                                  HL, HL
                                                    ;SUBTOTAL*4
```

```
1160 29
            03190
                        ADD
                                                 ;SUBTOTAL*8
                               HL, HL
                                                 ;GET ST*2
116D D1
            03200
                        POP
                               DE
116E 19
                                                 ;SUBTOTAL*10
            03210
                        ADD
                               HL, DE
116F 1600
                                                 ; ZERO MS BYTE
            03220
                        LD
                               D • Ø
                                                 GET BCD DIGIT
1171 DD5E00
            03230
                        LD
                               E,(IX)
                                                 ;BUMP POINTER
1174 DD23
            03240
                        INC
                               IX
                               HL, DE
                                                 ;ADD IN LATEST DIGIT
1176 19
            03250
                        ADD
3177 10FØ
                               BCD10
                                                 CONTINUE IF NOT DONE
            03260
                        DJNZ
3179 D1
                               DE
                                              GET LIMIT
            Ø327Ø
                        POP
)17A E5
            03280
                        PUSH
                               HL
                                              SAVE VALUE
317B B7
            03290
                        OR
                               Α
                                              CLEAR CARRY
1170 ED52
                        SBC
                               HL, DE
            03300
                                              TEST
317E E1
                                              GET VALUE
                        POP
            03310
                               HL
317F C9
                                              ; RETURN
            03320
                        RET
            03330 ;
            Ø335Ø ;* BINARY TO BCD CONVERSION SUBROUTINE. CONVERTS 16- *
            03360 :* BIT BINARY VALUE TO 5 BCD CHARACTERS.
                       ENTRY: (HL)=BINARY VALUE
            Ø337Ø ;*
                              (IX)=POINTER TO BUFFER
            03380 :*
            03385 ;*
                              CALL BINBCD
                       EXIT: (FIVE BCD DIGITS UNPACKED IN 5 BYTES OF *
            03390 :*
                             BUFFER
            03400 ;*
                             (IX) POINTS TO NEXT AVAILABLE
            Ø341Ø ;*
            03430 ;
3180
            03440 BINBCS EQU
                                             TABLE OF CONSTANTS
3180 FD21A101 03450 LD
                               IY, BTABL
                               B,ØFFH
3184 Ø6FF
           03460 BIN05 LD
                                              ; INITIALIZE BCD DIGIT
3186 FD5E00
           03470
                       L.D
                               E,(IY)
                                                GET POWER OF 10
0189 FD5601
            03480
                        LD
                                D, (IY+1)
                                                 :MS BYTE
            03490
                        SIT
                                7,D
                                                 TEST SIGN BIT
3180 CB7A
            03500
                        RET
                                                 RETURN IF DONE
318E CØ
                                NZ
                                                    :BUMP COUNT(DIGIT)
318F Ø4
            03510 BIN10
                         INC
                                8
3190 B7
            03520
                        OR
                                Α
                                                    CLEAR CARRY
                                                  SUBTRACT POWER
0191 ED52
            03530
                        SBC
                                HL, DE
3193 30FA
                         JR
                                                           :CONTINUE IF POS
            03540
                                NC.BIN10
2195 19
            03560
                                                RESTORE RESIDUE
                        ADD
                                HL, DE
3196 DD7000
            03570
                        LD
                                                 STORE DIGIT
                                (IX),B
2199 DD23
            03580
                        INC
                                                 BUMP POINTER
                                IX
                                                 BUMP TABLE POINTER
219B FD23
            03590
                        INC
                                ΙY
                                                :PAST 2 BYTES
                        INC
219D FD23
            03600
                                                 :CONTINUE
019F 18E3
            03610
                         JR
                                BINØ5
                                10000
                                              STABLE OF POWERS OF 10
Ø1A1 1Ø27
            03620 BTABL
                        DEFW
01A3 E803
            03630
                        DEFW
                               1000
                                100
                         DEFW
01A5 6400
            03640
                                10
            83258
                         BEFW
8183 8188
                                             ;END OF TABLE
01AB FFFF
            03670
            03680 ;***********************
            03690 ;* DELAY SUBROUTINE. DELAYS 1 MS*COUNT IN HL
            03700 :* ENTRY: (HL) = DELAY IN MILLISECONDS
            03705 ;*
                       CALL DELAY
            Ø371Ø ;*********************************
```

```
03715 ;
Ø1AD
            03720 DELAYS EQU
                  LD
                               DE,-1
01AD 11FFFF
            03730
                                             DECREMENT VALUE
                       LD
01B0 064A
            03740 DEL05
                               B • Ø4AH
                                               FIANGLE FACTOR
            03750
                               HL, DE
0182 19
                        ADD
                                                 DECREMENT HL COUNT
0183 D0
0184 10FE
                               NC
            03760
                         RET
                                                RETURN IF DONE
                       DJNZ
            03770 DEL10
                               DEL10
                                                    ; INNER DELAY
            03780
0186 00
                         NOP
                                                    ;WASTE TIME
0187 00
            Ø3782
                         NOP
                                                    ;WASTE TIME
                         JR DELØ5
Ø188 18F6
            03790
                                                 RETURN TO OUTER L
            03800 ;****************************
            03810 :* SUBROUTINE TO BLINK DISPLAY FOR 5 SECONDS
            Ø3815 ;* CALL BLINK
            03820 ;*********************************
            03830 ;
01BA
            03840 BLINKS EQU
            03850 LD
03860 LD
03870 LD
03880 CALL
Ø1BA 3EFF
                               A,ØFFH
                                              :ALL ON FOR FLAG
01BC 320F08 03860
01BF 218813 03870
                                (BLINV),A
                                              SET BLINK FLAG
                               HL,5000
                                              ;5 SECONDS
          Ø388Ø
Ø102 CD1800
                                DELAY
                                              ; DELAY
Ø1C5 AF
            03882
                         XOR
                                A
                                              50 TO A
Ø106 320FØ8
            Ø3884
                        LD
                                (BLINV),A
                                              *RESET BLINK FLAG
                   RET
Ø109 09
            03890
                                              RETURN
            03900 ;*****************************
            03910 ;* SUBROUTINE TO BRANCH OUT TO FUNCTIONS.
            03920 ;* ENTRY: (HL)=POINTER TO RELATIVE BRANCH TABLE
            03930 ;*
                              (DE)=MIN# FOR INPUT;# OF LAST VALID FUNC *
            03935 ;*
                              JP BRANCH
            03950 :* EXIT: BY JUMP TO BRANCH TABLE AFTER VALID 03960 :* INPUT STRING
            03970 :***********************************
            03980 :
Ø1 CA
            03990 BRANCS EQU
Ø1CA E5
            04000
                        PUSH
                                              SAVE POINTER
            04005
Ø108 10
                        INC
                               Ε
                                              BUMP # OF LAST FUNC
Ø100 D5
                        PUSH
            04010
                               DΕ
                                              SAVE PARAMETERS
            04020 BR05 LD
Ø1CD 210000
                                HL,0
                                              ;ZEROES
            04030
01D0 220808
                               (LEDBUF), HL ; ZERO LED DISPLAY
                        LD
                               (LEDBUF+2), HL : FOUR BYTES TOTAL
01D3 220A08
            04040
                        L.D
                               INPUT
Ø1D6 CDØ600
            04050 BR10
                         CALL
                                                 :INPUT STRING
Ø1D9 79
            04060
                         LD
                                A » C
                                                 GET # INPUT
01DA 322308
            04070
                         LD
                                (NOCHR),A
                                                 STORE # OF CHARS
Ø1DD D1
            04092
                         POP
                                DE
                                               GET MIN, LAST
Ø1DE 92
                         SUB
            04094
                                               :TEST FOR MINIMUM
                                D
                                7,A
01DF CB7F
                                               :TEST IF LT MINIMUM
            04096
                         BIT
                                NZ+BR15
Ø1E1 2011
            04098
                        JR
                                              GO IF LT MINIMUM
01E3 3A1308
            04100
                         LD
                                A, (INBUF)
                                              GET FIRST CHAR
Ø1E6 93
                                E
7,A
                         SUB
                                              ;ACTUAL-LARGEST
            Ø412Ø
01E7 CB7F
                         BIT
            04130
                                              TEST FOR MINUS
                                Z,BR15
Ø1E9 28Ø9
            04140
                        JR
                                              :GO IF NOT IN RANGE
Ø1EB D1
            04150
                        POP
                                DE
                                              ;RESTORE BR TABLE PNTR
Ø1EC 2A1308
Ø1EF 2600
                        LD
            04160
                                HL; (INBUF)
                                              GET # TO L
                       LĎ
                               H, Ø
                                             # NOW IN HL
            04162
Ø1F1 29
            04180
                        ADD
                               HL, HL
                                              ;# TIMES 2
```

```
;TABLE ADD+#*2
Ø1F2 19
              04190
                              ADD
                                      HL, DE
Ø1F3 E9
              04200
                                      (HL)
                                                        JUMP OUT
Ø1F4 D5
                                                        ;SAVE LIMITS
              Ø42Ø5 8R15
                              PUSH
                                      DΕ
                                                        BLINK LEDS
                                      BLINK
01F5 CD1B00
              04210
                              CALL
                              JR
                                      BRØ5
                                                        TRY AGAIN
01F8 18D3
              04220
              04250
                             END
മരമര
00000 TOTAL ERRORS
BCD10 0169 03160
                     03260
BCDBIN 0012 00290
                     00290
BCDBIS 0165 03130
P.TNØ5
      0184 03460
                     03610
      Ø18F Ø351Ø
                     03540
BIN10
BINBCD 0015 00300
BINBCS 0180 03440
                     00300
       001B 00320
                     04210
BLINK
BLINKS 01BA 03840
                     00320
       080F 00940
                     00950 01660 03860 03884
BLINV
       Ø1CD Ø4Ø2Ø
                     04220
8805
BR10
       01D6 04050
9R15
       Ø1F4 Ø42Ø5
                     04098 04140
BRANCH 001E 00330
9RANCS Ø1CA Ø399Ø
                     00330
BTABL
       Ø1A1 Ø362Ø
                     03450
DAYS
       0800 00870
                     20880
DEL 05
       0180 03740
                     03790
DEL10
       0184 03770
                     03770
                     02370 03880
DELAY
       0018 00310
DELAYS 01AD 03720
                     00310
                     00930 01060
DISABL 0800 00920
GET10 0109 02310
                     02320
       010F 02340
GET20
                     02350
GETCHR 0009 00260
                     01940
GETCHS 0109 02300
                     00260
       0801 00880
                     00885
HOURS
                     00910 01130 01700
HUNDS
       0804 00900
INBUF
       0813 00950
                     00960 01900 04100 04160
INIT
       0003 00240
INITD
       0039 00560
                     00480 00830
       0024 00830
                     00500
INITI
INITS
       0021 00430
                     00240
                     02030 02040 02180 02210
INP05
       00D4 01920
       00EA 02070
                     02000
INP10
INP11
       00F8 02125
                     02123
INPUT
       0006 00250
                     04050
INPUTS 00CF 01880
KEY10 014A 02750
                     00250
02560 02600 02640 02710 02730
KEY10
KEY20
       0150 02780
                      02680
                     02770
KEY30
       0151 02790
                     02310 02340
KEYSON 0000 00270
KEYSCS Ø110 Ø248Ø
                      00270
LED10 0089 01650
                      01630
LED20 00CB 01740
                     01690 01720
                      00920 01510 02110 04030 04040
LEDBUF 0808 00910
                      00935 01480 01565 01590
LEDNO 080D 00930
```

LEDOUT	0096	01470	01080	01170	01240	01310	01380
LEDPOS	Ø8ØE	00935	00940	01540	01610	01650	
MINS	0802	00885	00890				
NMIHAN	0066	01030					
NOCHR	0823	00960	00970	04070			
PROGR	0824	00970	00460				
RO₩	000F	00280	02550	02590	02630	02670	
ROW10	0158	02940	02980				
ROW20	0162	03010	02950				
R0W3 Ø	0164	03030	03000				
ROWS	0152	02900	00280				
SECS	0803	00890	00900				
UPRTC	006E	01120					

Fig. 10-2 cont'd. Common Area program listing.

100 counts, SECS is incremented by one and HUNDS is set to zero. If SECS equals 60, MINS is incremented by one, SECS is reset to zero, and so forth. At any time, DAYS, HOURS, MINS, SECS, and HUNDS represent the elapsed time from the start of power on. (However, it is up to the applications program to reset all of these variables to zero initially; they have garbage in them on power up.)

The LEDOUT portion of the NMI Interrupt Handler updates the LED display. It simply takes the contents of the LEDBUF and outputs one of the four digits every 1/100 of a second. After 1/100 the entire display has been updated. To the eye it appears that the entire display is on all of the time. Another function that the LEDOUT routine performs is to blink the display. If BLINV is on the display is zeroed for 30/100 out of 100/100 second. This appears as a blinking display. The last thing the NMI routine performs is to switch back the cpu registers and execute a *Ret*urn from Non-maskable interrupt (RETN).

KEYBOARD SUBROUTINES

There are four subroutines associated with key-board input, INPUT, GETCHR, KEYSCN, and ROW. We'll examine them beginning with the most elementary, ROW.

The ROW subroutine takes a keyboard row address of 80H (row 1), 40H (row 2), 20H (row 3), or 10H (row 4), reads the keyboard row and finds a possible column that has a key pressed. If a key is being pressed, the initial value of 3, 6, 9, or 3 is decremented to the proper value for the key (the BS, 0, and ENTER keys become 1, 2, or 3). If no key is being pressed, the returned value becomes 0.

The ROW subroutine is CALLed by the KEYSCN subroutine. The KEYSCN subroutine returns the value of the key that is being pressed or -1 for "BS" or -2 for "ENTER." If no key is being pressed, the 2 flag

is set upon return. Normally, an application program would not CALL ROW, but might CALL KEYSCN to see if any key is being pressed. KEYSCN CALLS ROW for each of four rows to test for a key press.

The GETCHR subroutine CALLs KEYSCN. It continues to CALL KEYSCN until a key is pressed. GETCHR is truly a GET CHaRacter subroutine. After a character is detected, GETCHR delays 10 milliseconds for key release. If it did not do this, it would appear that the key was being pressed many times.

The main keyboard subroutine is INPUT, which inputs a complete command line. A command line is defined as a string of characters making up an applications program command and terminated by an "ENTER." INPUT calls GETCHR, stores the character pressed, and continues until an ENTER is pressed. Up to 16 characters are stored in INBUF by input. Pressing the "BS" key deletes the last character and writes over it with the next character. The number of characters input is returned in the C register. INPUT is called by another subroutine BRANCH, which inputs a line of characters and branches to a processing routine for the function type.

CONVERSION SUBROUTINES

There are two conversion routines BCDBIN and BINBCD. BCDBIN converts a string of bcd digits, typically a string in INBUF, to a binary value. Values of up to 65,535 can be converted. BINBCD works the opposite way. A binary value in HL is converted to a string of bcd values, typically in the LEDBUF for display.

DELAY SUBROUTINE

DELAY delays from 1 to 65,535 milliseconds. This is simply a timing loop that takes 1 millisecond to execute, provided the clock signal to the Z-80 is exactly

megahertz. The count in HL determines the delay $DELAY = count \times 1$ millisecond. This blinks the splay for 5 seconds.

BLINK SUBROUTINE

When an input error is encountered, it is convent to have feedback to the user. BLINK provides is feature by setting the BLINV flag delaying 5 conds and resetting the flag. This blinks the display r 5 seconds.

BRANCH SUBROUTINE

The BRANCH subroutine inputs a command string calling INPUT, puts the number of characters put into NOCHR, and tests for a minimum numrinput and for a valid "function." The function is bitrarily defined as the first digit input. By specifyg a minimum and maximum function number and minimum number of characters to be input, this broutine provides error checking for command lines. a valid string of characters has been input, then e BRANCH subroutine adds 2 * function + (HL) find a location for a branch. In fact, HL is set up fore the jump to BRANCH to point to a table of lative branches for the appropriate functions. An ample of this is:

	LD	HL,TABLE	BRANCH TABLE ADDR
	LD	DE,0103H	;MIN=1, 0-3 VALID
	JP	BRANCH	GO TO BRANCH
BLE	JR	FUNC00	;0 FUNCTION=START
			TRAIN
	JR	FUNC01	;1 FUNCTION=STOP
			TRAIN
	JR	FUNC02	;2 FUNCTION=WHISTLE
	JR	FUNC03	;3 FUNCTION=COLLECT
			TICKETS

If less than the minimum number of characters is put or if an invalid function is input, then BRANCH inks the display and waits for the next command le to be input. A typical command line might be:

"0123(ENTER)"

hich would start the train (function = 0) and set e speed at 123 miles per hour.

GENERAL USE OF SUBROUTINES

The whole idea behind the subroutines is that bere any applications programs are written, one knows ere will have to be provision for inputting comands, checking for validity, converting between bcd id binary, and displaying data. The subroutines in the Common Area represent one approach to creating abroutines that will handle these functions. Each subroutine is described in the listing in terms of *input parameters* and *output parameters*. Certain registers are set up with parameters defining the operation and the subroutine is CALLed. On *exit* from the subroutine, certain registers or variables contain the results of the subroutine processing.

STRUCTURE OF THE APPLICATIONS PROGRAMS

The reader is urged to examine the structure of the applications programs in this section. Each program generally CALLs INIT to move the program variables to RAM. BRANCH is then called to branch out to an input line. Each separate function results in a branch to a different processing routine for the function. The function processing may call other Common Area subroutines, such as BINBCD or BCDBIN, may investigate Common Area variables such as SECS or NOCHR, or may use variables of its own.

RELOCATION OF PROGRAMS

All of the programs in this section are designed to run in certain areas of EPROM. If the code for the programs is moved to another area it will not execute because of direct memory references such as "JP LOCN," which jumps to a specific location in the applications program. Programs may be relocated by the following procedure:

- 1. Establish the new starting address. Calculate the difference between the old starting address and new and label it BIAS.
- 2. Relocate all one-byte instructions by using the same value for the byte.
- 3. Relocate all two-byte instructions by using same values for the bytes.
- 4. If a three-byte instruction references a Common Area subroutine, use the same values for the bytes.
- 5. If a three-byte instruction references a RAM variable, use the same values for the bytes.
- 6. If a three-byte instruction references a location in the applications program (such as JP NEXT), go to Step 9.
- 7. If a four-byte instruction contains a reference to an EPROM location (such as LD IX,TABLE), go to Step 9.
- 8. Continue with Step 2 until done.
- 9. (Add relocation bias.) Add BIAS to the address portion of the instruction data. Go to Step 8.

Review of instruction addressing in Chapter 6 may help to clarify which instruction addresses need to be changed. In general, JPs to locations in the applications programs, or LDs of addresses or data from the applications programs will need to have their address references modified by adding BIAS.

USING SEVERAL APPLICATIONS PROGRAMS AT ONCE

By relocating programs or by using the programs as they are, it is possible to have several different programs in EPROM at one time, especially in the case of a 2716 EPROM. Each program must, of course, be in its own section of EPROM in this case.

Locations 1 and 2 specify the address for the start of the application after power up; these locations are the last two bytes of a "JP." If these locations specify a single applications program, then it will not be possible to enter any other! The solution is as follows: Locations 1 and 2 specify a short program at 200H that "decodes" a single input character. This input character is used to branch out to the proper applications program.

Suppose, for example, three applications programs are resident in a 2758 EPROM, as shown in Fig. 10-3. Their starting addresses are 220H, 2C0H, and 360H. The Microcomputer Educator is arbitrarily assigned code 1, the Combination Lock code 2, and the Burglar Alarm code 3. Locations 1 and 2 are programmed to 00H and 02H, respectively, to specify a start at location 200H. At 200H a short decode program looks for a 1, 2, or 3 entry and branches off to the proper application program as shown in the code of Fig. 10-4.

The stack pointer must be initialized before any CALL is made. GETCHR waits for a key to be pressed. The assumption is that a 1, 2, or 3 key will be pressed. Pressing a key returns to the "CP 1" code and a comparison is made for "1," "2," or "3" with a





Fig. 10-3. Multiple applications programs.

branch out to the proper application program. Note that any key other than "1" or "2" results in transferring control to the Burglar Alarm program. Once one of the applications programs is entered, it has complete control and another cannot be entered except by a power down and restart to return to the decode program at 200H.

This scheme may be used for any number of applications programs at any number of different areas by adding a "CP N" with a "JP Z,XXX" for each applications program.



GETCHR 0009

Fig. 10-4. DECODE program for multiple applications.




Fig. 10-5. Relay control of external devices.

APPLICATIONS HARDWARE DEVICES

Some applications programs call for control of exernal devices such as solenoids, others call for input of external data, and other require audio output. We will look at some suggested approaches to accombishing these functions.

Fig. 10-5 shows a method for controlling external levices using a sensitive miniature relay. The paricular one used here is Radio Shack No. 275-004 or equivalent. If this relay cannot be found, then another with similar specifications should be obtained. Look




Fig. 10-6. Relay circuitry construction.




Fig. 10-7. Driving heavy loads.

for a 6-V (or less) dc relay (operates with 6 Vdc) with current less than 30 milliamperes. A relay requiring more than 30 milliamperes may burn out the 74368 driver. The Radio Shack relay will "pull in" with 5 volts dc-this may not always be true with another relay. Another important point: The contacts with this device are rated at 1 ampere at 125 volts ac. This means that the relay will control up to 125 watts. equivalent to a 125-watt bulb. The diode prevents the back voltage associated with inductive loads from damaging the 74368. If this relay is used to control high voltages, be certain to isolate the high voltage from the microcomputer circuitry. Do not attempt to overload the relay with air conditioners or milling machines! A suggested physical layout for the relay is shown in Fig. 10-6.

The applications that use such a device are: the Combination Lock (Chapter 12) to control a solenoid for a door or other latch, the Morse Code Sender (Chapter 15) to interface to an existing keyer, the Telephone Dialer (Chapter 16) to interface to the phone lines, and the Timer (Chapter 18) that controls up to six external devices.

If a higher-power device must be controlled, then this relay may be used to control yet another relay as shown in Fig. 10-7, and the process can be repeated until your EZ-80 is controlling the output of Hoover Dam. Remember, do not overload the con-




Fig. 10-8. Audio amplifier.




Fig. 10-9. Audio amplifier construction.

tacts and keep high voltage well isolated from other circuitry!

Some of the applications call for an audio output. The Burglar Alarm (Chapter 13) uses an audio signal to signal a broken contact, the Morse Code Generator (Chapter 14) and Sender (Chapter 15) create Morse Code audio, and the Music Synthesizer (Chapter 19), of course, requires audio. A simple audio amplifier can be made from six components as shown in Fig. 10-8.

The LM386 is a low-voltage audio amplifier on an 8-pin chip. It can be constructed along the lines of Fig. 10-9. The 10-kilohm potentiometer should be adjusted for the desired volume. The speaker should be a miniature 8-ohm-impedance speaker.




Fig. 10-10. Input using relays.





Fig. 10-11. Relay input construction.

The Burglar Alarm (Chapter 13) requires an "on, off" input on lines IN1-IN6. Because of the high noise present on long lengths of line connected to TTL, a



NOTES:

- ANALOG INPUT VOLTAGE MAY BE 0-30 VOLTS DC
- REFERENCE VOLTAGE IS MAXIMUM SWING OF INPUT VOLTAGE (I.E., 0-15 Vdc INPUT HAS 15-Vdc REFERENCE)
- TTL OUTPUT WILL BE A "1" WHEN INPUT VOLTAGE > 1/2 REFERENCE OR A "0" WHEN INPUT < 1/2 REFERENCE

(A) CIRCUIT



(B) TYPICAL OPERATION

Fig. 10-12. Converting to TTL signals.

onnection cannot be made directly to the 74LS04. ig. 10-10 shows the recommended interface for slow-peed (several times per second) inputs that must e detected by the EZ-80. The lengths of wires from ne contacts to IN1-IN5 should be kept short (maxinum of several feet). The voltage to drive the relays an be derived from the +5-Vdc power supply of the iZ-80. However, it may be necessary to use a separate oltage source because of voltage drops in long runs f wire. In this case any convenient spdt relay can be sed in place of the Radio Shack relay, or a 9-volt ower supply may be used instead of the +5 volts. suggested physical layout for the input devices is hown in Fig. 10-11.

The same input scheme may be used for other applications requiring the detection of on/off signals that are generated at locations which are remote from the EZ-80.

The Frequency Counter/Tachometer application requires an input on IN1. Here, again, it is important to avoid noise on the input lines to prevent false counts. Keep the input line from the signal as short as possible. Shielding (shielded sheath of wire to ground) will help. As described in Chapter 17 the signal itself must be "TTL compatible." A suggested means for converting a periodic external world signal into a TTL-compatible pulse is shown in the illustration of Fig. 10-12.

Microcomputer Educator

This chapter describes the Microcomputer Educator application of the EZ-80. Unlike the other applications the Microcomputer Educator does not connect to the outside world to detect switch closures or to output signals; its sole function is use as a training aid in assembly-language programming. The Microcomputer Educator can be used to enter assembly-language code into the RAM memory area, to check that code, and to execute the small programs that the code represents. In this way the EZ-80 user can teach himself or herself assembly-language programming by hand-assembling short sections of code, keying the code into the EZ-80, and running the programs.

As an example, suppose that the user wants to write a short program to add the numbers from 1 to 100 and display the result on the EZ-80 display. By reference to the instruction types and instruction formats in Appendices D and E of this book, the program in Fig. 11-1 may be generated.

This program accomplishes the following: Instruction number 1 loads the BC register pair with 100. Instruction number 2 loads the HL register pair with 0; HL is used to hold the running total of the numbers from 1 to 100. Instructions 3 through 7 add 100, 99, 98, 97, ..., 1 to the total in HL, decrease the count in BC from 100, 99, 98, . . . , down to 1, and test the count in BC to see when it reaches 0. If the count has not reached 0, then the add of the next number is performed. If the count reaches 0, then instruction number 8 is executed. Instruction 9 uses a routine in the EZ-80 Common Area (see Chapter 10) that converts a binary value of 0 through 9999 in HL to a "binary-coded decimal" equivalent for display on the LEDs, which can only display decimal values. The value in HL representing the total of the numbers from 100 to 1 is put into the LED display buffer by the routine (instruction 8 loads the IX register with the address of the display buffer). The last instruction simply loops to itself at the end of the program.

The program above is written in convenient assembly-language format, similar to the assembly-language code used in the book. It must be converted to machine-language format before it can be entered into RAM and run. Using Appendix E the assembly-language formats can be converted to machine language. The location of the machine-language code must be in RAM memory from about 830H to 85FH. The first portion of RAM (800–82FH) is used for variable storage (LED buffer, time, and so forth) and the last portion of RAM (860–87FH) is used by the EZ-80 stack. This provides about 30H (48) locations that can be used for simple programs. Fig. 11-2 is the equivalent program above, assembled to start at 830H.

The program code is entered into RAM by running the Microcomputer Educator and entering the data on the keyboard shown in Fig. 11-3. At the end of the entry, "0" starts execution and the answer of 5050 is displayed on the LED display. To reenter the Microcomputer Educator (in this case) the EZ-80 must be powered down and then up, restarting the Microcomputer Educator. When this is done, the contents of RAM will be destroyed. Many simple routines of this type can be implemented with the Microcomputer Educator, and if the reader is interested in learning assembly language for the Z-80 microprocessor he or she is urged to experiment with this application using the code in this book for study and emulation.

OPERATING INSTRUCTIONS

The Microcomputer Educator is programmed into EPROM starting at 220H, as shown in Fig. 11-4. Other applications programs may be programmed into the EPROM if their locations do not conflict with the Microcomputer Educator. Use the techniques described in Chapter 10 to transfer control to the Microcomputer Educator if other programs are coresident in EPROM. If only the Microcomputer Educator is

IICROCOMPUTER EDUCATOR 127

INSTRUCTION NUMBER				
1		LD	BC,100	;100
2		LD	HL , Ø	;ZERO RESULT
3	LOOP:	ADD	HL,BC	ADD NEXT TO RESULT
4		DEC	8C	COUNT DOWN
5		LD	A,C	GET LS BYTE OF COUNT
6		OR	В	:MERGE MS BYTE OF COUNT
7		JR	NZ,LOOP	:GO IF COUNT NOT ZERO
8		L-D	IX,LEDBUF-1	FOINT TO LED BUFFER
9.		CALL	BINBCD	; CONVERT, TO BCD
10		₫Ŗ	\$.	

Fig. 11-1. Sample Microcomputer Educator program.




Fig. 11-2. Machine language code.

esident, locations 1 and 2 of the EPROM will hold 20H and 02H, respectively.

The Microcomputer Educator accepts three inputs, efined by a 0, 1, 2, or 3 (see Table 11-1). Entering 3nnnn" changes a pointer called the "current location pointer" to nnnn, where nnnn is the value 0 hrough 2175. The location counter points to the location to be displayed or into which data (instructions) vill be entered.

Entering "2" displays the contents of the current position on the EZ-80 display. Entering "0100" followed by "2," for example, sets the current location ounter to decimal 100 and then displays the contents of location 100 (in the Common Area). Before display, the current location counter is incremented by me, so that it points to the next location, in this case 01. Entering "2" again (or simply "ENTER") displays the contents of 101, entering "2" again displays he contents of 102, and so forth. Note that both ROM nd RAM locations may be examined.

Entering "1nnn" enters nnn into the current location and increments the current location pointer by one. Entering "32096," "123," "150," for example, sets the current location pointer to RAM location 2096 and then stores 23 into location 2096 and 50 into location 2097. Note that no data can be stored in EPROM! This command can be used to enter machine code into RAM for experimentation.

Another point that is extremely important to remember is the following: It is easy to cause erroneous results or "program bombing" by destroying data in the variable area (800H-82FH) or the stack area (860H and up), so do not change these locations unless you are aware of the consequences!

Entering "0" starts execution at the current location. Typically all machine code will be entered by using "1" commands, the current location pointer will be reset to start at the beginning of the entered program, and a "0" will then start execution, as shown in Fig. 11-3.




Fig. 11-4. Microcomputer Educator memory mapping.

	00099 *L: 09999 *L:			
	10000 ;*:	*******	*******	**********
	10010 ;	M	ICROCOMPUTER EDUC	CATOR *
	10020 ;		ØØ-Ø5	*
	10030 ;**	*******	***********	********
	10040 ;			
0220	10050	ORG	22 0 H	NEXT EPROM AREA
0220	10060 MI	CRO EQU	\$	START OF MICR EDUC
0220 318008	10070	LD	SP:880H	; INITIALIZE STACK
0223 21A402	10080	LD	HL, PDATA	START OF RAM DATA
0226 010300	10090	LD	BC, PDATAS	SIZE OF DATA
0229 CD0300	10100	CALL	INIT	;INITIALIZE
022C 210000	10110 MI	R90 LD	HL 1 0	; ZERO HL
022F 220808	10120	LD	(LEDBUF), HL	:ZERO LEFT DIGITS
0232 220A08	10130	LD	(LEDBUF+2),HL	ZERO RIGHT DIGITS
0235 21 3E0 2	10140	LD	HL, MICRT	FUNCTION TABLE ADDR
0238 110300	10150	LD	DE,0003H	;0=MINIMUM;0-3 VALID
023B C31E00	10160	JP	BRANCH	#BRANCH OUT
023E 1806	10170 MI	RT JR	MICRØØ	:0=START EXECUTION
0240 1808	10180	JR	MICR10	11=SET DATA
Ø242 183B	10190	JR	MICR2Ø	:2=DISPLAY DATA
Ø244 184E	10200	JR	MICR3Ø	3=SET LOCN COUNTER
	10210 ;			
	10220 ;M	CRØØ. STAR	T EXECUTION FROM	CURRENT LOCATION.
	10230 ;			
0246 2A2408	10240 MI	RØØ LD	HL, (PNTR)	GET CURRENT LOCATION
Ø249 E9	10250	JР	(HL)	JUMP OUT
	10260 ;			
	10270 ;M	CR10.SET L	OCATION TO SPECIF	TIED DATA
	10280 ;			

Fig. 11-5. Microcomputer Educator

024A 110001	10290	MICR10	LD	DE, 256	; MAXIMUM
024D AF	10300		XOR	A	;ZERO FLAG
024E 322608	10310		LD	(MFLG),A	SET ONE BYTE
0251 DD211408		MTCR11	LD	IX, INBUF+1	START OF DATA
0255 3A2308	10330		LD	A, (NOCHR)	GET # OF CHARS INPUT
Ø258 47	10340		LD	B, A	MOVE TO B
0259 05					
	10350		DEC	В	ADJUST FOR FUNCTION CODE
025A CD1200	10360		CALL	BCDBIN	CONVERT
025D 38 0 5	10370		JR	C,MICR12	GO IF OK
025F CD1B00	10380		CALL	BLINK	OVER LIMIT-BLINK
0 262 1808	10390		JR	MICR9Ø	GO FOR NEXT FUNCTION
0264 DD2A2408	10400	MICR12	LD	IX, (PNTR)	GET CURRENT LOCATION
0268 DD7500	10410		LD	(IX),L	STORE VALUE
026B 3A2608	10420		LD	A, (MFLG)	GET 1/2 BYTE FLAG
Ø26E B7	10430		OR	Α	;TEST
026F 2805	10440		JR	Z,MICR13	GO IF 1 BYTE
0271 DD7401	10450		LD	(IX+1),H	TWO BYTES
0274 18B6	10460		JR	MICR9Ø	DON'T BUMP LOCATION
0276 2A2408		MICR13	LD	HL + (PNTR)	GET CURRENT LOCATION
		HICKIS			
0279 23	10480		INC	HL (D)(TD) III	BUMP BY 1
027A 222408	10490		LD	(PNTR);HL	STORE
0 27D 18AD	10500		JR	MICR9Ø	GET NEXT COMMAND
	10510	;			
			DISPLAY	CURRENT LOCATION	V.
	10530			•	
027F 2A2408		MICR20	LD	HL: (PNTR)	GET CURRENT LOCATION
0 282 7E	10550		LD	A, (HL)	GET CONTENTS
0283 6F	10560		LD	L,A	NOW IN L
Ø284 26 00	10570		LD	H, Ø	NOW IN HL
0286 DD210708	10580		LD	IX,LEDBUF-1	LED BUFFER
028A CD1500	10590		CALL	BINBCD	CONVERT AND DISPLAY
028D CD0C00	10600	MICR25	CALL	KEYSCN	TEST KEY PUSH
0290 28FB	10610		JR	Z,MICR25	GO IF NONE
Ø292 18E2	10620		JR	MICR13	GO TO UPDATE
	10630	:			
		-	SET LOCA	ATION COUNTER.	
	10650			Tracin boom rank	
0294 212408		MICR30	LD	HL, PNTR	;LOCATION COUNTER LOCK
0297 222408	10670		LD	(PNTR), HL	TO ITSELF!
029A 118008	10680		LD	DE , 880H	FRAM+1
029D 3E01	10690		LD	A: 1	ONE TO A
0275 322608	10700		LD	(MFLG),A	SET TWO-BYTE FLAG
0242 18AD	10710			MICR11	GO TO STORE
OZHZ IOND		_	JR	PICKII	100 10 STORE
	10720		D.C A		
		DATA A	KEA		
70.70 A 4	10740				
02A4		PDATA	EQU	\$	START OF PROGRAM RAM
02A4 0000	10760		DEFW	Ø	; (PNTR)
02A6 00	10770		DEFB	Ø	(MFLG)
					PROGRAMMED******
0003		PDATAS	EQU	\$-PDATA	SIZE
Ø824	10800	PNTR	EQU	PROGR	LOCATION OF (PNTR)
0 826	10810	MFLG	ÉQU	PNTR+2	LOCATION OF MFLG
0000			PT 5 175		
	10820		END		
00000 TOTAL E			END		

Table 11-1. Microcomputer Educator Commands

Command	Description					
0E	Start execution at location defined by current location counter.					
1nnnE	Enter data nnn (0-255) into current location counter. Then increment location					
2E	counter by one. Display data at current location and increment location counter by one. Pressing					
3nnnnE	E again displays next location. Set location counter to nnnnn (0 to 2175). E = "ENTER"					

The "default" start of the location pointer is 0. No check is made for altering the location pointer.

THEORY OF OPERATION

Refer to Fig. 11-5. The first part of the program initializes the stack and CALLs INIT to move the RAM data variables to RAM. A JP to BRANCH is then made to get the next command. The 0, 1, 2, and

3 commands are processed at MICR00, MICR10, MICR20, and MICR30, respectively.

MICR00 simply jumps out to the location pointed to by PNTR, the current location pointer. MICR10 converts the input value to binary (CALL BCDBIN). If the value is less than 256, it is stored in the current location and PNTR is incremented by 1; if the value is greater than 255, the LED display blinks to denote an error. MICR20 displays the contents of the current location and increments PNTR by one. The contents is displayed until the next key is pushed (CALL KEYSCN). MICR30 stores the value input into PNTR instead of the current location.

PNTR is a two-byte variable representing the current location. MFLG is a one-byte variable that denotes a one-byte store (0) or two-byte store (1). One byte is stored in the case of a "1" command, while two bytes are stored in the case of a "3" command, as the current location pointer may be a value up to 2175.

Combination Lock

This chapter describes the Combination Lock of the EZ-80. Up to six outputs may be controlled by this application. Each output may control a lock solenoid or other action. A code sequence of digits is defined. For example, the code may be the (Fibonacci) series: 0112358. When this code is properly entered, the selected output energizes for 5 seconds. If the code is not entered properly, the display will blink. As the number of digits is of variable length, the result is a coded sequence that cannot be broken in a reasonable time, making this an ideal application for combination locks.

OPERATING INSTRUCTIONS

The Combination Lock is programmed into EPROM starting at 2C0H, as shown in Fig. 12-1. Other applications programs may be programmed into the EPROM if their locations do not conflict with the Combination Lock. Use the techniques in Chapter 10 to transfer control to the Combination Lock if other programs are coresident in EPROM. If only the Combination Lock is resident, locations 1 and 2 of the EPROM will hold a C0H and 02H, respectively.

The default code in EPROM is defined to be 11235. This code is used for all outputs directly upon power up, which occurs for initial start, manual restart, or power failure restart. A new code may be defined by keyboard input at any time. An alternative way to define a new code is to change the CODEP table in

Table 12-1. Combination Lock Commands

Command	Description
0mmmmnnnnnE	Change the code from mmmm to nnnnn. mmmm must be current code. nnnnn may be any string of digits for new code.
1mnnnnE	Energize output M (1-6), nnnn must be current code. E = "ENTER"




Fig. 12-1. Combination Lock memory mapping.




Fig. 12-2. Combination Lock relay outputs.

```
20050 *LIST OFF
               Ø9999 *LIST ON
               10000 3***********************
               10010 :*
                                   COMBINATION LOCK
               10020 :*
                                        00-01
               10030 ;********
               10040
2202
               10050
                              ORG
                                      200H
                                                       INEXT EPROM AREA
0200
               10060 COMBO
                              EQU
                                      $
                                                        START OF COMB LOCK
0200 318008
               10070
                              LD
                                      SP:880H
                                                        SINITIALIZE STACK
0203 215903
               10090
                              LD
                                      HL, CODEP
                                                        START OF RAM DATA
                              LD
                                                        SIZE OF DATA
0206 010600
               10090
                                      BC, CODEL
0209 CD0300
               10100
                              CALL
                                      INIT
                                                        ; INITIALIZE
               10110 COMB90
Ø2CC 21ØØØØ
                             LD
                                      HL, Ø
                                                        ; ZERO HL
02CF 220808
               10120
                              LD
                                       (LEDBUF), HL
                                                        ; ZERO LEFT DIGITS
                                       (LEDBUF+2), HL
02D2 220A08
               10130
                              LD
                                                        ; ZERO RIGHT DIGITS
                                                        FUNCTION TABLE ADDR
02D5 21DE02
               10140
                             LD
                                      HL, COMBT
               10150
                              LD
                                      DE,0301H
                                                        ;3 MINIMUM; 0-1 VALID
Ø2D8 11Ø1Ø3
                              JP
02DB C31E00
               10160
                                      BRANCH
                                                        #BRANCH OUT
               10170 COMBT
                              JR
Ø2DE 18Ø2
                                      COMBØØ
                                                        :0=REDEFINE
                              JR
Ø2EØ 1825
                                       COMB10
                                                        :1=ENABLE
               10130
               10190 ;
               10200 ; COMB00. REDEFINE THE LOCK CODE
               10210 ;
02E2 DD211408 10220 COMB00
                             LD
                                                        POINT TO INPUT CODE
                                      IX, INBUF+1
Ø2E6 CD3BØ3
               10230
                              CALL
                                      COMCMP
                                                        3 COMPARE
               10240 5
               10250 ;KEY MATCHES HERE
               10260 ;
Ø2E9 3A23Ø8
               10270
                              LD
                                      A, (NOCHR)
                                                        GGET # OF CHARS INPUT
Ø2EC 2124Ø8
                                                        POINT TO CODE LENGTH
               10280
                              LD
                                      HL, CODES
Ø2EF 96
               10290
                              SUB
                                       (HL)
                                                        ## IN NEW KEY+1
02F0 3D
               10300
                              DEC
                                       Α
                                                        ## IN NEW KEY
                                                        SETUP FOR STORE
Ø2F1 47
               10310
                              LD
                                      B.A
Ø2F2 3224Ø8
                                       (CODES),A
                                                        #STORE
               10320
                              LD
02F5 FD212508 10330
                              LD
                                       IY, CODER
                                                        START OF RAM KEY
02F9 DD7E00
                                                           GET NEW DIGITS
               10340 COMB02
                              LD
                                      A_{\tau}(IX)
02FC FD7700
               10350
                              L.D
                                       (IY)_{A}
                                                           STORE IN RAM
02FF DD23
               10360
                              INC
                                       IΧ
                                                           BUMP DIGIT PNTR
                                                           SBUMP RAM PNTR
Ø3Ø1 FD23
               10370
                              INC
                                       ΙY
0303 10F4
                              DJNZ
                                       COMBØ2
                                                           ; CONTINUE TIL ALL
               10380
0305 1805
               10390
                              JR
                                       COMB90
                                                        GET NEXT COMMAND
               10400 ;
               10410 ; COMB10. ENABLE OUTPUT N.
               10420 ;
0307 3A1408
                                       A, (INBUF+1)
                                                        GET N
               10430 COMB10
                              LD
                                                        ;TEST FOR 1-6
                              CP
                                       7
030A FE07
               10440
030C F25303
030F B7
                              JP
                                       P+COMCM3
                                                        :ERROR: GT
               10450
                                                        TEST FOR 0
                              ŌŔ
               10460
                                                        ;GO IF ZERO
                              JR
                                       Z, COMCM3
0310 2841
               10470
                                                        START OF KEY
Ø312 DD2115Ø8 1Ø48Ø
                              LD
                                       IX, INBUF+2
Ø316 CD38Ø3
               10490
                              CALL
                                       COMCMP
                                                        ; COMPARE
                                                        GET # INPUT
0319 3A2308
               10500
                              LD
                                       A+ (NOCHR)
                              SUB
                                                        #FIND # IN CODE
Ø310 D6Ø2
               10510
```

EPROM. The first digit is the number of digits in he code string. The sequence may be as long as deired (within limits of the input buffer).

There are two commands that may be input from he keyboard, "0" or "1" (see Table 12-1). Entering 0mmmmnnnnn" changes the code sequence from he EPROM value of "mmm" to the new value of nnnnn." "mmmm" must be the current code sequence, and the new code sequence of "nnnnn" may be any ength. If the incorrect value of the current code se-

quence is input, the display will blink for 5 seconds.

Entering "1mnnnn" energizes output m if the entered code sequence "nnnn" matches the current code. M may be 1-6, corresponding to OUT1-OUT6. Output m will be on for 5 seconds; this duration may be changed if locations "TIME+1" and "TIME+2" are changed to a value of other than 5000 (location TIME+1 holds the least significant byte of the value, while TIME+2 holds the most significant byte of the value).

031E	47	10520		LD	B, A	;# IN CURRENT CODE
Ø31F	3A24Ø8	10530		LD	A, (CODES)	
0322		10540		SUB	8	TEST FOR EQUAL
2323		10550		JR	NZ, COMCM3	GO IF NOT EQUAL
		10560	•			, = 1 = 1
			KEY MA	rouge ug	-	
				CHES HE	NE.	
		10580	7		A / Thimism . A S	- CET N
	3A14Ø8	10590		LD	A, (INBUF+1)	SGET N
0328	47	10600		LD	.B,A	TRANSFER TO B
2329	3E4Ø	10610		LD	A,40H	BIT FOR OUTPUT LINE
Ø32B	ØF	10620	COMB12	RRCA		;ALIGN BIT
Ø320		10630		DJNZ	COMB12	LOOP TIL ALIGNED
032E		10640		OUT	(1),A	SENABLE OUTPUT LINE
	218813	10650	TIME	LD.	HL , 5000	5 SECONDS
			1 11.10		· · ·	
	CD1800	10660		CALL	DELAY	DELAY
0336		10670		XOR	Α	; ZERO A
0337		10680		OUT	(1);A	DISABLE OUTPUT LINE
Ø339	1891	10690		JR	COMB90	GET NEXT COMMAND
		10700	,			
		10710	COMPARE	E SR. COM	MPARES TWO STRING	5S
		10720	5			
21778	FD212508			LD	IY, CODER	START OF RAM CODE
	3A24Ø8	10740	CONTON	LD	A, (CODES)	LENGTH OF CODE
Ø342		10750		LD	B, A	TRANSFER TO B
	DD7EØØ		COMCM1	LD	A; (IX)	;INPUT CODE
			COMCHI			
	FDBEØØ	10770		CP	(IY)	COMPARE CODES
0349		10780		JR	NZ, COMCM2	GO IF NOT EQUAL
Ø34B		10790		INC	IX	BUMP INPUT PNTR
	FD23	10800		INC	IY	BUMP RAM PNTR
Ø34F	10F2	10810		DJNZ	COMCM1	CONTINUE TIL ALL CHKD
0351	C 9	10820		RET		; RETURN
Ø352	E1	10830	COMCM2	POP	HL	RESET STACK
Ø353	CD1800	10840	COMCM3	CALL	BLINK	BLINK DISPLAY
	030002	10850		JP	COMB9 0	TRY AGAIN
-		10860	;			
			DATA A	REA		
		10380		\ han I - I		
0359			CODEP	EQU	\$	START OF PROGRAM RAM
0359	015		CODER	DEF8	₹ 5	CODE SIZE
		10900				
Ø35A		10910		DEFB	1	; CODE=11235
0358		10920		DEFB	1	
Ø350		10930		DEFB	2	
Ø35D		10940		DEF8	3	
Ø35E	Ø5	10950		DEFB	5	
		10960	;*****	*END OF I	LOCATIONS TO BE !	PROGRAMED*******
ଉଉଉ ଧ		10970	CODEL	EQU	\$-CODEP	;SIZE
Ø824		10980	CODES	EQU	PROGR	;LOCATION OF (CODES)
0825			CODER	EQU	CODES+1	START OF KEY
0000		11000		END		
00000	TOTAL E	RRORS				

APPLICATIONS HARDWARE

The basic applications hardware required for this application is one *relay* for every output. The relays are physically small ($1\% \times \% \times 1$ -inch) and may be mounted on the applications area of the wire-wrapped E-80 or on a separate board. The connections required for up to six outputs on OUT1 through OUT6 are shown in Fig. 12-2. Each relay uses a *diode* to reduce the reverse voltage developed as the relay coil is energized. The contacts of the relay will handle an ampere, so be careful not to attach to a heavy load on the relay contacts. It may be necessary to drive another relay with the relay. One way of doing this is shown in Fig. 10-7.

THEORY OF OPERATION

The Combination Lock Program (Fig. 12-3) is made up of four parts, initialization, "0" command processing, "1" command processing, and a compare subroutine.

Initialization (COMBO) initializes the stack and then moves the variables to RAM (CALL INIT). The BRANCH routine is then entered to input the next command. If the command is a "0," the code at COMBOO is entered. The compare subroutine is

CALLed to compare the code sequence to the current code sequence. If the codes compare, the new code is substituted for the old in RAM and a jump is made to COMB90 to get the next command. (If the codes do not compare, the display blinks.) If the command input is a "1" and the input code matches the current code, the code at COMB10 is entered. The output number is converted to the proper one bit to be sent to the 8255, resulting in an output on PB5-PB0 (OUT1-OUT6). This output is enabled for 5 seconds, after which it is reset and a jump made to COMB90 to get the next command.

Subroutine COMCMP is a general-purpose subroutine that compares two strings of digits, one string located in RAM, and the other the input string. If each digit of the two strings does not compare, the display is blinked for 5 seconds and a jump is made to COMB90 for the next command. If the strings do compare, a RET(urn) is made to the instruction after the CALL is made.

The main variable in this application is the code sequence itself. This sequence is moved from EPROM to RAM during initialization. Any redefinition of the code results in a new sequence being stored in the RAM variable area. The first byte of the code sequence is always the number of bytes in the code sequence to follow.

Burglar Alarm




Fig. 13-1. Burglar Alarm application.




Fig. 13-2. Burglar Alarm memory mapping.

This chapter describes the Burglar Alarm application of the EZ-80. Up to five inputs are tested thousands of times per second. The five inputs represent either a normally open or normally closed switch or set of switches that comprise a burglar alarm system. The state of the inputs may be redefined at any time. If input number 1 is normally closed, but must be opened for some reason, input number 1 may be redefined as "open." When the burglar alarm application is active, an input that becomes "open" when it should be closed or one that becomes "closed" when




Fig. 13-3. Burglar Alarm relay inputs.

Table 13-1. Burglar Alarm Commands

Command	Description					
0nnE	Define state of input lines IN1-IN5 to					
1E	be nn, where nn is 0-31 (0-11111). Start burglar alarm. Continuously check state of input lines for match to defined state. If different, display failing number, output audio alarm, and turn on corresponding output line. E = "ENTER"					

Fig. 13-4. Output line connections.

CIRCUIT

```
00099 *LIST OFF
               09999 *LIST ON
               10000 ;******
                                    ******
                10010
                                    BURGLAR ALARM
               10020
                                        00-04
               10030 ;*
                          *************
               10040
0360
               10050
                              ORG
                                       360H
                                                        NEXT EPROM AREA
0360
               10060
                     BURGLR
                              EQU
                                                        START OF BURGLAR ALARM
0360 318008
               10070
                              LD
                                       SP,88ØH
                                                        ; INITIALIZE STACK
               10080
Ø363 21FAØ3
                              LD
                                       HL, PDATA
                                                        START OF RAM DATA
0366 010100
               10090
                              LD
                                       BC, PDATAS
                                                        SIZE OF DATA
0369 CD0300
               10100
                              CALL
                                       INIT
                                                        ; INITIALIZE
0360 210000
               10110 BURG90
                              LD
                                       HL, Ø
                                                        :0 TO HL
Ø36F
     220808
               10120
                              LD
                                       (LEDBUF), HL
                                                        ; ZERO FOR DISPLAY
Ø372 22ØAØ8
               10130
                              LD
                                       (LEDBUF+2), HL
                                                        ; ZERO LS DIGITS
Ø375 7D
               10131
                              LD
                                                        ZERO A
0376 D301
               10132
                              OUT
                                       (1),A
                                                        INITIALIZE OUTPUTS
0378 218103
               10140
                              LD
                                       HL, BURGT
                                                        FUNCTION TABLE ADDR
Ø37B 11Ø1ØØ
               10150
                              LD
                                       DE,0001H
                                                        ; Ø MINIMUM, Ø-1 VALID
Ø37E C31EØØ
               10160
                              JP
                                       BRANCH
                                                        ; INPUT AND BRANCH
0381 1802
               10170 BURGT
                              JR
                                       BURG00
                                                        ; Ø=DEFINE
0383 1820
               10180
                              JR
                                       BURG10
                                                        START
               10190
               10200
                     BURGOO. DEFINE STATES OF LINES
               10210
                     4
0385 DD211408 10220 BURG00
                              LD
                                       IX, INBUF+1
                                                        START OF INPUT
Ø389 3A23Ø8
               10230
                              LD
                                       A, (NOCHR)
                                                        # OF INPUT CHARS
Ø38C 47
               10240
                              L.D
                                       B, A
                                                        TRANSFER TO B
Ø38D Ø5
               10250
                              DEC
                                       R
                                                        # OF CHARS TO CONVERT
038E CD1200
               10260
                              CALL
                                      BCDBIN
                                                        CONVERT
Ø391 7D
               10270
                              LD
                                       A,L
                                                        GET #
Ø392 D62Ø
               10280
                              SUB
                                                        TEST FOR LT 32
                                       32
Ø394 FA9CØ3
               10290
                              JP
                                       M, BURGØ1
Ø397 CD1BØØ
               10300
                              CALL
                                       BLINK
                                                        OVER LIMIT-BLINK
Ø39A 18DØ
               10310
                              JR
                                       BURG9Ø
                                                        GO FOR NEXT FUNCTION
Ø39C 7D
               10320 BURG01
                              LD
                                       A, L
                                                        GET N
Ø39D Ø7
               10330
                              RLCA
                                                        FALIGN
Ø39E
    07
               10340
                              RLCA
Ø39F
     07
               10350
                              RLCA
Ø3AØ 3224Ø8
               10360
                              LD
                                       (CODE),A
                                                        SAVE FOR TEST
Ø3A3 18C7
               10370
                              JR
                                      BURG90
                                                        ;GO FOR NEXT FUNCTION
               10380 ;
               10390 ;BURG10.START ALARM
               10400 ;
Ø3A5 DBØ2
               10410 BURG10
                              IN
                                      A. (02)
                                                           GET LINES
Ø3A7 E6F8
               10420
                              AND
                                      ØF8H
                                                           GET INPUT LINES ONLY
Ø3A9 47
               10430
                              LD
                                      B.A
                                                           SNOW IN B
Ø3AA 3A24Ø8
               10440
                              LD
                                      A, (CODE)
                                                           GET CODE
Ø3AD A8
               10450
                              XOR
                                      В
                                                           TEST FOR EQUAL
Ø3AE 2014
               10460
                              JR
                                      NZ, BURG11
                                                           NOT EQUAL
03B0 2600
               10461
                              LD
                                      H,Ø
                                                           ; ZERO MSB
03B2 3A0308
               10462
                              LD
                                      A, (SECS)
                                                           GET SECONDS
0385 6F
               10463
                              LD
                                      L, A
                                                           TRANSFER TO HL
Ø386 DD21Ø7Ø8 1Ø464
                              L.D
                                      IX, LEDBUF-1
                                                           FLED DISPLAY BUFFER
03BA CD1500
               10465
                              CALL
                                      BINBCD
                                                           DISPLAY SOMETHING
Ø3BD CDØCØØ
               10470
                              CALL
                                      KEYSCN
                                                           TEST FOR KEY
Ø3CØ. 28E3
               10480
                              JR
                                      Z, BURG10
                                                           GO IF NONE
Ø3C2 18A8
               10490
                              JR
                                      BURG90
                                                           KEY PUSH-GO FOR COMMAND
03C4 0F
               10500 BURG11
                              RRCA
                                                        ; AL I GN
Ø3C5 ØF
               10510
                              RRCA
Ø3C6 4F
               10520
                             LD
                                      C, A
                                                       SAVE FAILING BIT
```

it should be open causes a blinking display of the input that is incorrect, generation of an audio tone on output line 6, and closure of the associated output line 1 to 5.

Fig. 13-1 shows a typical application of this system. There are five rooms involved, and they are connected to input lines 1–5. Lines 1, 2, 3, and 5 represent normally closed inputs. Line 4 is normally open. If a switch is broken in room 3 (metal foil on a window, or other such switch), output line 3 goes high, a tone is generated on output line 6 which is fed into a small audio amplifier, and the number 3 flashes on the EZ-80 LED display.

OPERATING INSTRUCTIONS

The Burglar Alarm is programmed into EPROM starting at 360H, as shown in Fig. 13-2. Other applications programs may be programmed into the EPROM if their locations do not conflict with the Burglar Alarm. Use the techniques described in Chap-

ter 10 to transfer control to the Burglar Alarm if other programs are to be coresident in EPROM. If only the Burglar Alarm is resident, locations 1 and 2 of the EPROM will hold a 60H and a 03H, respectively.

There are two commands that may be input from the keyboard, "0" or "1" (see Table 13-1). Entering "0nn" defines the state of the five input lines. Here "nn" is a number from 0 to 31, representing the state of input lines 1-5.

Entering "1" starts the burglar alarm. The program takes the current definition of the five lines and compares it to the instantaneous values of the five lines tens of thousands of times per second. If no "0" input to define the lines has occurred, the Burglar Alarm program assumes that all five lines are normally open.

APPLICATIONS HARDWARE

The basic applications hardware required for this application is five relay sets, one for each input line. They are connected as shown in Fig. 13-3. When an

03C7 0607	10530		LD		;# OF FAILING LINE
03C9 05	10540	BURG12	DEC	В	;BUMP #
03CA CB3F	10550		SRL	Α	SHIFT
0300 20FB	10560		JR	NZ,BURG12	GO IF NOT SHIFTED OUT
03CE 320808	10570		LD	(LEDBUF),A	;ZERO LEDBUF
03D1 320908	10580		L.D	(LEDBUF+1),A	
03D4 320A08	10590		LD	(LEDBUF+2),A	
03D7 78	10600		L.D	A,B	GET # FOR DISPLAY
03D8 320B08	10610		LD	(LEDBUF+3),A	STORE #
03DB 3EFF	10620		LD	A, ØFFH	;ALL ON FOR BLINK
03DD 320F08	10630		L.D	(BLINV),A	SET BLINK FLAG
03EØ 79	10640		L.D	A+C	RESTORE FAILING BIT
03E1 EEØ1	10650	BURG13	XOR	1	SET FOR ALARM
03E3 D301	10660		OUT	(Ø1),A	OUTPUT TO LINE & ALARM
03E5 210100	10670		L_D	HL, 1	;DELAY 1 MS
03E8 CD1800	10680		CALL	DELAY	; DELAY
03EB F5	10690		PUSH	AF	SAVE A
DEC CDOCOO	10700		CALL	KEYSCN	TEST FOR KEYPUSH
Ø3EF E1	10702		POP	HL_	GET A
03F0 7C	10704		L.D	A, H	DON'T DISTURB CARRY
03F1 28EE	10710		JR	Z,BURG13	GO IF NONE
03F3 AF	10721		XOR	Α	;0 TO A
03F4 320F08	10722		LD	(BLINV),A	RESET BLINK
03F7 C36C03	10730		JP	BURG9Ø	GO TO INPUT
	10740	5			
	10750	DATA A	REA		
	10760	7		*	
Ø3FA	10770	PDATA	EQU	\$	START OF PROGRAM RAM
03FA F8	10780		DEFB	ØF8H	;(CODE)-ALL ON
	10790	;****	*END OF	LOCATIONS TO BE	PROGRAMED******
0001	10800	PDATAS	EQU	\$-PDATA	;SIZE
Ø824	10810	CODE	EQU	PROGR	(CODE)
0000	10820		END		•
MANAMA TOTAL	ERRORS				

input becomes active, the corresponding output line goes high. This line may be used to trigger an additional alarm associated with one of the five circuits, driven by a relay or solenoid as shown in Fig. 13-4. Output line 6 is used to generate an audio tone, which may be fed into a small audio amplifier which is mounted on the EZ-80 as shown in Figs. 10-8 and 10-9.

THEORY OF OPERATION

The Burglar Alarm application program (Fig. 13-5) is made up of three parts: the initialization area (BURGLR), processing of the "0" command (BURG00), and processing of the "1" command (BURG10).

The initialization portion initializes the stack and then moves the variable (CODE) into the RAM area. CODE is predefined to be all ones (all lines open). A CALL is then made to the common area BRANCH routine to input the next command.

The code at BURG00 processes a "0" command. The nn value is converted from keyboard BCD to binary (BCDBIN). If the value is 0-31, it is saved in variable CODE for comparison to the states of the five input lines. If the value is not 0-31, the LED display blinks to signal erroneous input.

The code at BURG10 starts the alarm. The five input lines are read and compared to the CODE value. If the values are identical, the inputs are read again. If at any time the inputs do not equal the CODE definition, the failing input is converted to a digit of 1–5 and displayed on the LED display. The blink flag (BLINV) is then set to blink the display. The associated output line is then set to 1 and a tone is output on line 6. This condition continues until a key is pressed.

The sole variable in this program is CODE, used to hold the definition of the input lines.

Morse Code Generator

This chapter describes the Morse Code Generator application of the EZ-80. This chapter and the next one use some of the same coding. The generator generates a continuous stream of random Morse code characters at user selectable rates from 1 to 99 words per minute. The characters are "pseudo-random," that is, they are random, but *repeatable* from the same point, to allow for verification of copied code characters at a slower speed. Ten different sequences, 0–9, may be chosen. The characters are sent in eightletter groupings.

The output of the generator is a tone on the OUT6 line which can be fed into an external audio amplifier or used with an "on-board" audio amplifier with a small speaker.




Fig. 14-1. Morse Code Generator memory mapping.

Table 14-1. Morse Code Generator Commands

Command	Description
0nE	Send random code characters A-Z, 0-9, ".", ",", "?", and "/" at speed currently defined in 8-letter groups based on "seed" n.
1nnE	Set speed of transmission to nn (0-99) words per minute. E = "ENTER"

OPERATING INSTRUCTIONS

The generator is programmed into EPROM starting at 220H, as shown in Fig. 14-1. The generator takes up the majority of a 1K (2758) EPROM; other programs could be used in the same 2716 EPROM. Set locations 1 and 2 of the EPROM to 20H and 02H, respectively, for an EPROM with only the generator present.

The generator uses two commands as shown in Table 14-1. The "0n" command starts the generation of Morse code characters. The sequence used is defined by n, whose values are 0-9. Restarting the generator with the same value of n will result in the same




Fig. 14-2. Morse Code Generator external audio.

sequence being generated for each restart. The speed of transmission will be the speed specified by the user for the "1" command. If no speed has been input, the code will be sent at one word per minute. Pressing any key stops the transmission.




Fig. 14-3. Morse code intervals.

The "Inn" command allows the user to specify the speed in steps of one word per minute. Limited input checking for invalid characters is done, but extensive checking is not performed to save space in EPROM.

APPLICATIONS HARDWARE

The basic applications hardware required for this application is an audio amplifier chip and speaker for output OUT6, connected as shown in Fig. 10-8 and 10-9. Alternatively, the output on OUT6 could be fed into an external amplifier as shown in Fig. 14-2.

THEORY OF OPERATION

Morse code characters are standardized as shown in Fig. 14-3. The length of a dot is one unit "on," followed by one unit "off." The length of a dash is three units, followed by one unit off. The space between characters (such as the C and A in "CAT") is three units. The space between words (such as between "BLACK" and "CAT") is seven units long.

All Morse characters are made up of dots, dashes, and spaces, as shown in Fig. 14-4. The ones generated here are alphabetic characters, numeric characters, and period, comma, question mark, and slash. All that a program must do to generate characters is to turn an audio tone on or off for durations of one, three, or seven units, as shown in Fig. 14-3. The relationship between words per minute and the "unit" time of the dot is:

words/minute = dots per second $\times 2.4$

making a one word per minute dot about 1.2 seconds and a 99 word-per-minute dot about 12 milliseconds (12/1000 second) for the "on" time. Fig. 14-4 is the complete Morse code.

The Morse Code Generator is made up of several parts (see Fig. 14-5). On the bottom level is the TOGGLE subroutine which creates an audio tone for a specified duration. The tone is created by turning on OUT6 and then turning it off. The on/off toggle is done about 1000 times per second, creating a 1000-hertz tone on the output of OUT6. This toggle is done continuously for a duration determined by a count in HL. For each cycle, one count is subtracted from HL. The count specified determines whether the tone will be on for a dot interval or a dash interval, or whether there will simply be a time delay (no tone) for a dot, dash, or space interval.

The TONE subroutine CALLs the TOGGLE subroutine with two counts. The first (in HL) is the "on" time count, and the second (in DE) is the off time count. TONE is in turn called by the subroutines to send a dot (MORST), a dash (MORSH), a character space (MORSC), or a word space (MORSW). These routines simply pick up the right counts for on times and off times for these functions. As the counts change with speed, the counts are adjusted to the speed every time the speed is changed by command "1." The basic unit time (ONE WPM), representing the length of a dot for one word per minute is divided by the speed to find a new DOT on time (DOT0) and adjusted to give a three-unit and seven-unit value (DASH0, WORDF).




Fig. 14-4. Morse code characters.

```
00099 *LIST OFF
              Ø9999 *LIST ON
              10000
                    MORSE CODE GENERATOR
              10010
                                       00-03
              10020
              10030 ;***************************
              10040 ;
                                     220H
                                                      START EPROM AREA
0220
              10050
                             ORG
                                                      START OF MORSE PROGRAM
0220
              10060 MORSE
                             EQU
0220 318008
              10070
                             LD
                                     SP,880H
                                                      ;INITIALIZE STACK
0223 21A903
              10080
                             LD
                                     HL, PDATA
                                                      START OF RAM DATA
                                                      SIZE OF DATA
0226 010700
              10090
                             LD
                                     BC, PDATAS
0229 CD0300
              10100
                             CALL
                                     INIT
                                                      ; INITIALIZE
022C 210000
              10110 MORS90
                             LD
                                     HL, 0
                                                      30 TO HL
                                                      ; ZERO FOR MS DISPLAY
                                      (LEDBUF), HL
                             LD
Ø22F 22Ø8Ø8
              10120
                                                      ; ZERO LS DIGITS
0232 220A08
              10130
                             LD
                                     (LEDBUF+2), HL
                             LD
                                                      FUNCTION TABLE ADDDR
0235 213E02
              10140
                                     HL, MORTB
                                                      :1 MINIMUM:0-1 VALID
0238 110101
              10150
                             LD
                                     DE,0101H
                             JP
                                                      FINPUT AND BRANCH
                                     BRANCH
023B C31E00
              10160
              10170 MORTE
                                                      :Ø=SEND RANDOM
023E 1803
                             JR
                                     MORS10
0240 C39902
                             JP
                                     MORS2Ø
                                                      :1=SET SPEED(MUST BE LAST)
              10180
              10190 ;
              10200 : MORS10. SEND RANDOM CHARACTERS.
              10210
                    :
0243 AF
              10220 MORS10
                             XOR
                                                      :0
                                      (MNUM),A
                                                      INITIALIZE CHAR COUNT
                             LD
0244 322408
              10230
                                      A: (INBUF+1)
                                                      GET SEED
0247 3A1408
              10240
                             LD
                                     Α
                                                       FOR NON-ZERO MULTIPLY
Ø24A 3C
                             INC
              10242
                                                       PUT IN MSB
                             LD
                                     H, A
024B 67
              10244
                                                       PUT IN LSB
Ø24C 6F
              10246
                             1 D
                                     L, A
                                                       SAVE FOR NEXT RANDOM
Ø24D E5
              10250
                             PUSH
                                     HL
024E CD0C00
              10260 MORS1A
                             CALL
                                      KEYSCN
                                                          TEST FOR KEY DEPRESS
                                                          GO IF KEY NOT PRESSED
              10270
                             JP
                                      Z, MORSIB
Ø251 CA58Ø2
                                                          FRESET STACK
Ø254 E1
               10280
                             POP
                                      HL
                                                          *GO FOR NEXT COMMAND
Ø255 C32CØ2
              10290
                             JP
                                      MORS 90
                                                          GET SEED
               10300 MORS1B
                             POP
                                      DE
Ø258 D1
                             LD
                                                          GENERATE NEW RANDOM #
0259 210000
              10310
                                      HL , Ø
Ø25C Ø6Ø5
               10320
                             LD
                                      B, 5
Ø25E 19
               10330 MORS1E
                             ADD
                                      HL, DE
Ø25F 1ØFD
                             DJNZ
                                      MORS1E
               10340
                                                          SAVE FOR NEXT TIME
                             PUSH
0261 E5
               10350
                                      HL
                                                          GET MS BYTE
                             L.D
Ø262 7C
               10355
                                      A, H
                             AND
                                      07EH
                                                          GET 0-126
Ø263 E67E
               10360
                                                          INOW IN C
Ø265 4F
               10370
                             1 D
                                      C.A
                                                          NOW IN B
0266 0600
               10380
                             LD
                                      B, Ø
0268 DD212903 10390
                                      IX, MCHRT
                                                          CHARACTER TABLE ADDRESS
                             LD
                                                          FOINT TO CHAR
026C DD09
               10400
                             ADD
                                      IX, BC
026E DD4601
               10410
                             LD
                                      B, (IX+1)
                                                          GET # BITS
                                                          GET CONFIGURATION
0271 DD4E00
                                      C, (IX)
               10420
                             LD
Ø274 CBØ1
               10430 MORS11
                             RLC
                                      C
                                                          SHIFT OUT BIT
                                                             ;SAVE #, CONFIG
0276
     C5
               10440
                             PUSH
                                      BC
                                                             GO IF DASH
                                      C.MORS12
Ø277 381B
               10450
                             JR
                                                             SEND DOT
0279 CDDB02
                             CALL
                                      MORST
               10460
```

Fig. 14-5. Morse Code Generator program listing.

```
Ø27C C1
                10470 MORS1C
                               POP
                                        BC
                                                                RESTORE #, CONFIG
027D 10F5
                10480
                                        MORS11
                               DJNZ
                                                                CONTINUE IF MORE
Ø27F 2124Ø8
                10482
                               LD
                                        HL, MNUM
                                                                CONTINUE IF MORE
0282 34
                10484
                               INC
                                        (HL)
                                                                BUMP CHAR CNT
Ø283 3A24Ø8
                10490
                               LD
                                        A, (MNUM)
                                                                GET CHAR COUNT
0286 E607
                10500
                               AND
                                                                GET 3 LS BITS
0288 2005
                10510
                               JR
                                        NZ, MORSID
028A CDF402
                10520
                               CALL
                                        MORSW
                                                                SEND WORD SPACE
028D 18BF
                10530
                               JR
                                        MORS1A
                                                                ;NEXT CHARACTER
028F CDE402
                10540 MORS1D
                               CALL
                                        MORSC
                                                                SEND CHAR SPACE
Ø292 18BA
                10550
                               JR
                                        MORS1A
                                                                INEXT CHARACTER
0294 CDD002
                10560 MORS12
                               CALL
                                        MORSH
                                                                SEND DASH
Ø297 18E3
                10570
                               JR
                                        MORS1C
                                                                ;GO TO OUTPUT
                10580 ;
                10590 ; MORS20.SET SPEED.
                10600 ;
0299 DD211408
               10610 MORS20
                               1 D
                                        IX, INBUF+1
                                                          START OF INPUT
Ø29D 3A23Ø8
                10620
                               LD
                                        A, (NOCHR)
                                                          GET # OF INPUT CHARS
Ø2AØ 47
                10630
                               LD
                                        B, A
                                                          *TRANSFER TO B
M241 M5
                10640
                               DEC
                                        В
                                                          # OF CHARS TO CONVERT
Ø2A2 CD12ØØ
               10650
                               CALL
                                        BCDBIN
                                                         CONVERT
Ø2A5 4D
               10660
                               LD
                                        C+L
                                                         SPEED IN C
Ø2A6 79
               10661
                               LD
                                        A, C
                                                         GET SPEED FOR Ø TEST
Ø2A7 B7
                10662
                               OR
                                                         TEST FOR Ø
02A8 2006
               10663
                               AT.
                                        NZ: MORS21
                                                         GO IF NOT Ø
Ø2AA CD1BØØ
               10664
                               CALL
                                        BLINK
                                                         ; ERROR-BLINK
02AD C32C02
                               JP
               10665
                                        MORS90
                                                         GET NEXT COMMAND
02B0 21C704
               10670 MORS21
                               LD
                                        HL, ONEWPM
                                                         11 WPM UNIT
02B3 0600
               10680
                               LD
                                        B, Ø
                                                         SPEED IN BC
02B5 11FFFF
               10690
                               LD
                                        DE,-1
                                                         ; QUOTIENT
Ø288 B7
               10700 MORS22
                               OR
                                                             RESET CARRY
Ø289 ED42
               10710
                               SBC
                                        HL, BC
                                                             DIVIDE BY SPEED
02BB 13
               10720
                               INC
                                        DE
                                                             BUMP QUOTIENT
02BC F2B802
               10730
                               JP
                                        P, MORS22
                                                             CONTINUE TIL NEGATIVE
Ø2BF D5
               10740
                               PUSH
                                        DE
                                                         SAVE QUOTIENT
Ø2CØ E1
               10750
                               POP
                                        HL
                                                         TRANSFER TO HL
Ø2C1 2225Ø8
               10760
                               LD
                                        (DOTO), HL
                                                         DOT ON TIME
Ø2C4 29
               10770
                               ADD
                                       HL, HL
                                                         ;UNIT*2
Ø2C5 19
               10780
                               ADD
                                       HL, DE
                                                         ;UNIT*3
Ø2C6 2227Ø8
               10790
                                        (DASHO), HL
                               LD
                                                         ;DASH ON TIME
0209 29
               10800
                               ADD
                                       HL, HL
                                                         ;UNIT*6
02CA 222908
               10810
                               LD
                                        (WORDF), HL
                                                         ;WORD OFF TIME
02CD C32C02
               10820
                               JP
                                       MORS90
                                                         ;GO FOR NEXT COMMAND
               10830 ;
               10840 MORSH SEND DASH.
               10850 :
02D0 2A2708
               10860 MORSH
                              LD
                                       HL, (DASHO)
                                                         DASH ON TIME
02D3 ED582508 10870
                              LD
                                       DE, (DASHF)
                                                         DASH OFF TIME
02D7 CDFA02
               10880 MORSH1
                               CALL
                                       TONE
                                                         COUTPUT
02DA C9
               10890
                               RFT
                                                         *RETURN
               10900 ;
               10910 (MORST SEND DOT.
               10920 ;
```

Ø2DB	2A25Ø8	10930	MORST	LD	HL, (DOTO)	DOT ON TIME
	ED582508			LD	DE, (DOTF)	DOT OFF TIME
Ø2E2	18F3	10950		JR	MORSH1	OUTPUT
		10960		SERIES PULISE	RACTER SPACE.	
		10970		SEND CHAP	MACIER SPACE.	
Ø2F4	2A27Ø8		MORSC	LD	HL; (CHARF)	; CHARACTER SPACE OFF TIME
	ED5825Ø8			LD	DE, (DOTO)	DOT ON TIME
0 2EB	B7	11010		OR	Α	CLEAR C
Ø2EC		11020		SBC	HL, DE	;TWO UNITS
Ø2EE		11030		EX	DE, HL	OFF TO DE
02EF	210000		MORSC1	LD	HL, Ø MORSH1	CHARACTER SPACE ON TIME
62F Z	1863	11050 11060		JR	norani	,001701
			, MORSW.S	SEND WORL	SPACE.	
		11080				
Ø2F4	ED5B29Ø8	11090	MORSW	LD	DE; (WORDF)	:WORD SPACE OFF TIME(6)
0 2F8	18F5	11100		JR	MORSC1	OUTPUT
		11110				
			OUTPUT	DOT, DAS	H, SPACE	
Ø2FA	DS.	11130		PUSH	DE	SAVE OFF TIME
02FB		11150	TONE	LD	A,L	GET ON TIME LSB
02FC		11160		OR	H	MERGE ON TIME MSB
Ø2FD	2808	11170		JR	Z, TONE1	GO IF NO ON TIME
02FF	ØEØ3	11180		LD	C,3	OUTPUT MASK
	CDØEØ3	11190		CALL	TOGGLE	OUTPUT TONE AND DELAY
0304		11200		XOR	A	; Ø
0305 0307	D3Ø1	11210	TONE1	OUT POP	(1);A HL	TURN OFF OUT5, OUT6
	ØEØØ	11230	IONEI	LD	C	GET OFF TIME
	CDØEØ3	11240		CALL	TOGGLE	DELAY ONLY
Ø3ØD	C9	11250		RET		RETURN
		11260				
				OUTPUT	TONE ON OUT6 AND	DELAY.
DIDE	11FFFF	11280	TOGGLE	LD	DE - 1	;-1 FOR DECREMENT
	3EØ3	11300	TOGGLE	L.D	A, 3	FOR OUTPUT
0313			TOGGI	ADD	HL, DE	;HL-1 TO HL
0314	DØ	11320		RET	NC	RETURN IF DONE
0315		11330		AND	С	; AND ACTIVE BIT WITH MASK
	D3Ø1	11340		OUT	(1),A	OUTPUT
	0624	11350		LD	B+36	ON CNT
	10FE	11360		DJNZ	\$;LOOP HERE
Ø31E	EEØ1	1137Ø 1138Ø		XOR AND	1 C	;TOGGLE OUT6 ;AND ACTIVE BIT WITH MASK
	D301	11390		OUT	(1),A	OUTPUT
	0623	11400		LD	B, 35	OFF CNT
	10FE	11410		DJNZ	\$;LOOP HERE
0325	EEØ1	11415		XOR	1	TOGGLE OUT6
0327	18EA	11420		JR	TOGG1	; CONTINUE
		11430	;			

1329	1145Ø ; 1146Ø MCHRT	EQU	\$	TABLE OF CHARACTERS
329 4002	11470	DEFW	₹ 24ØH	A
32B 8004	11480	DEFW	48ØH	;B
32D A004	11490	DEFW	4AØH	; C
32F 8003	11500	DEFW	38ØH	; D
331 0001	11510	DEFW	100H	; E
333 2004	11520	DEFW	420H	; F
335 CØØ3	11530	DEFW	3CØH	; G
337 0004	11540	DEFW	400H	;H
339 0002	11550	DEFW	200H	; I
33B 7004	11560	DEFW	47ØH	ij
33D A003	11570	DEFW	3AØH	, K
33F 4004	11580	DEFW	44ØH	7 L.
341 CØØ2	11590	DEFW	20 0 H	5 M
343 8002	11600	DEFW	28ØH	i N
345 EØØ3	11610	DEFW	3EØH	;0
347 6004	11620	DEFW	46ØH	; P
349 DØØ4	11630	DEFW	4DØH	; Q
34B 4003	11640	DEFW	34ØH	; R
34D 0003	11650	DEFW	300H	, , , , , , , , , , , , , , , , , , ,
34F 8001	11660	DEFW	18ØH	; T
351 2003	11670	DEFW	32 0 H	; U
353 1004	11680	DEFW	410H	• • • • • • • • • • • • • • • • • • •
355 6003	11690	DEFW	36ØH	, v
357 9004	11700	DEFW	490H	; X
359 BØØ4	11710	DEFW	4BØH	, Ŷ
358 C004	11720	DEFW	4 CØH	; ř
35D 78Ø5	11730	DEFW	578H	; 1
35F 38Ø5	11740	DEFW	538H	;2
361 1805	11750	DEFW	518H	;3
363 Ø8Ø5	11760	DEFW	508H	; 4
365 0005	11770	DEFW	500H	; -
367 8005	11780	DEFW	58ØH	;6
369 CØØ5	11790	DEFW	5 CØH	• 7 ·
36B E005	11800	DEFW	5EØH	;8
36D F005	11810	DEFW	5FØH	;9
36F F8Ø5	11820	DEFW	5F8H	; Ø
371 3006	11830	DEFW	630H	;?
373 5406	11840	DEFW	654H	, . 5 .
375 CCØ6	11850	DEFW	6CCH	, , , , , , , , , , , , , , , , , , ,
377 9005	11860	DEFW	590H	; /
379 0001	11870	DEFW	100H	;É
37B 8001	11880	DEFW	18ØH	;
37D 0002	11890	DEFW	200H	Ϊ
37F CØØ2	11900	DEFW	20 0 H	Í.M
381 4002	11910	DEFW	24ØH	*A
383 8002	11920	DEFW	28ØH	; N
385 0003	11930	DEFW	300H	; S
387 E003	11940	DEFW	3EØH	;0
389 CØØ3	11950	DEFW	зсин	; G
38B A003	11960	DEFW	3AØH	*K

The MORS10 routine generates and sends random characters. An 8-bit value is generated by the input value for the "0n" command, or by the last random value. This value is used to find an even index of 1, 2, 4, ..., 126. The index is then used to find a character in the MCHRT character table. Each character in the table is made up of two bytes, as shown n Fig. 14-6. The second byte contains the number of dots and dashes in the character. For example "E" nas 1 (dot), while "P" has four (dot dash dash dot). The first byte is the sequence of dots and dashes rom left to right. The first byte of "P," for example, s 60H, or 01100000. If 0 is a dot and 1 is a dash, then he first 4 bits are dot dash dash dot, and this is how he MORSIO routine generates the P character. The pits are stripped off the left end of the value one at a ime, and the number stripped off is the number conained in the second byte of the character code. After each character is sent, either a character or word




Fig. 14-6. Morse Code Generator code table format.

space is sent, the word space being sent after every eight characters.

Variables in this program include default values for one, three, and seven units at one word per minute (DOTO, ONEWPM, DASHO, and WORDF), MNUM, which holds the number of characters output, and the character table, MCHRT, 64 characters long.

Ø38D 8	3003	11970		DEFW		38 0 H	; D
Ø38F &	5003	11980		DEFW		360H	; W
0391 4	4003	11990		DEFW		340H	; R
0393 2	2003	12000		DEFW		32ØH	; U
0395 2	2004	12010		DEFW		420H	;F
0397 A	1003	12020		DEFW		3AØH	5 K
0399 E	3004	12030		DEFW		4BØH	; Y
Ø39B A	1004	12040		DEFW		4AØH	; C
039D 8	3004	12050		DEFW		48ØH	įβ
039F 7	7004	12060		DEFW		47ØH	J
Ø3A1 6	5004	12070		DEFW		46ØH	; P
03A3 4	004	12080		DEFW		440H	į L
03A5 1	004	12090		DEFW		410H	; V
03A7 0	0004	12100		DEFW		400H	; H
		12110	;				
		12120	; DATA	AREA			
		12130	;				
Ø3A9		12140	PDATA	EQU		\$	START OF PROGRAM RAM
03A9 0		12150		DEFB		Ø	5 (MNUM)
03AA C		12160		DEFW		1223	;(DOTO)
Ø3AC 5		12170		DEFW		3670	;(DASHO)
Ø3AE A	AIC	12180		DEFW		7338	;(WORDF)
		12190	;****	***END	OF	LOCATIONS TO B	E PROGRAMMED****
0007			PDATAS	EQU		\$-PDATA	
Ø824		12210		EQU		PROGR	
0825		12220		EQU		MNUM+1	
Ø825		12230		EQU		DOTO	
Ø827			DASHO	EQU		DOTF+2	
Ø825			DASHF	EQU		DOTF	
Ø827		12260		EQU		DASHO	
Ø829			WORDF	EQU		CHARF+2	
Ø4C7			ONEWPM			1223	
0000		12290		END			

Morse Code Sender

This chapter describes the Morse Code Sender application of the EZ-80. This application differs from the last chapter in that the user can program messages into EPROM for use in amateur radio or other applications. Up to ten messages may be included, with lengths of over 1000 characters in the case of a 2096-byte 2716 EPROM. Pressing a keyboard entry outputs the message in audible form (OUT6) and also provides an on/off condition suitable for keying a transmitter. Speeds of 1 to 99 words per minute are selectable.

OPERATING INSTRUCTIONS

The Sender is programmed into EPROM starting at 220H as shown in Fig. 15-1. The Sender provides





Fig. 15-1. Morse Code Sender memory mapping.



	_	
rn	n	EG.

- 0 0 DOT 1 ON, 1 OFF 0 1 DASH 3 ON, 1 OFF 1 0 CHARACTER SPACE 3 OFF
- 1 1 WORD SPACE 7 OFF

Fig. 15-2. Code arrangement for message bytes.

Table 15-1. Morse Code Sender Commands

Command	Description					
0nE	Send message n (0-9) at speed currently defined.					
1nnE	Set speed of transmission to nn (0-99) words per minute. E = "ENTER"					

room for about 150 characters in the 2758 version at the top of EPROM. Each byte of the message area contains four codes as shown in Fig. 15-2. A 00




Fig. 15-3. Morse Code Sender message table.

```
00099 *LIST OFF
             09999 *LIST ON
             10000 ;****************************
                                MORSE CODE SENDER
             10010
             10020
                                       00-03
             10030 ;******************************
             10040
1220
             10050
                            ORG
                                     220H
                                                       START EPROM AREA
1220
             10060 MORSE
                            EQU
                                                       START OF MORSE PROGRAM
1220 318008
             10070
                                     SP,880H
                            LD
                                                       SINITIALIZE STACK
1223 214003
             10080
                                     HL, PDATA
                            LD
                                                       START OF RAM DATA
1226 011E00
             10090
                            LD
                                     BC, PDATAS
                                                       SIZE OF DATA
1229 CD0300
             10100
                             CALL
                                     INIT
                                                       ; INITIALIZE
220 210000
             10110 MORS90
                            LD
                                     HL , 0
                                                       :0 TO HL
122F 220808
             10120
                                     (LEDBUF), HL
                            LD
                                                       ; ZERO FOR MS DISPLAY
1232 220A08
             10130
                            LD
                                     (LEDBUF+2);HL
                                                       ; ZERO LS DIGITS
1235 213EØ2
             10140
                            LD
                                     HL, MORTB
                                                       FUNCTION TABLE ADDDR
238 110100
             10150
                            LD
                                     DE:0001H
                                                       ; Ø MINIMUM, Ø-1 VALID
                            JP
123B C31E00
             10160
                                     BRANCH
                                                       ; INPUT AND BRANCH
             10170 MORTB
123E 18Ø3
                                                       ;Ø=SEND MSG N
                            JR
                                     MORS@@
1240 C39502
             10180
                            JP
                                     MORS2Ø
                                                       ;1=SET SPEED(MUST BE LAST)
             10190 ;
             10200
                   ; MORSØØ. SEND MSG N.
             10210
1243 CDCC@2
             10220 MORS00
                            CALL
                                     MORMT
                                                       POINT TO MSG N
1246 222408
             10230
                            LD
                                     (MPNTR), HL
                                                       ; INITIALIZE MSG PNTR
1249
    3ECØ
             10240 MORS01
                            LD
                                     A, ØCØH
                                                          ; INITIAL MASK
124B 3226Ø8
             10250
                            LD
                                                          ; INITIALIZE MSG MASK
                                     (MMASK),A
124E 3EØ7
             10260
                            LD
                                     A, 7
                                                          SHIFT COUNT
1250
             10270
                            LD
                                     (MSHFT), A
                                                          ; INITIALIZE SHIFT #
    322708
1253 2A24Ø8
             10280 MORS02
                                     HL; (MPNTR)
                            LD
                                                              GET LOC OF MSG
1256 3A26Ø8
             10290
                            LD
                                                              GET MASK
                                     A, (MMASK)
1259 4F
             10300
                            L.D
                                                              TRANSFER TO C
                                     C, A
125A 3A27Ø8
             10310
                            L.D
                                     A, (MSHFT)
                                                              GET SHIFT #
125D 47
             10320
                            LD
                                     B, A
                                                              TRANSFER TO B
125E 7E
             10330
                            LD
                                     A, (HL)
                                                              GET BYTE
)25F, 3C
             10340
                            INC
                                                          :TEST FOR -1
1260 28CA
             10350
                            JR
                                     Z, MORS90
                                                          GO IF END
1262 3D
             10360
                            DEC
                                                          *READJUST
                                     Α
1263 A1
             10370
                            AND
                                     C
                                                              MASK OUT UNWANTED
1264 Ø5
             10380 MORS03
                            DEC
                                     В
                                                              ;DEC SHIFT #
1265 2803
             10384
                            .TR
                                     Z:MORS3C
                                                              GO IF DONE
1267 ØF
             10388
                            RRCA
                                                              SHIFT RIGHT
1268 18FA
             10392
                            JR
                                     MORS@3
                                                              ; CONTINUE
126A B7
             10396 MORS3C
                            OR
                                     Α
                                                          TEST FOR DOT
126B 2011
             10400
                            JR
                                     NZ, MORSØ5
                                                              GO IF NOT DOT
126D CDEB02
             10410
                            CALL
                                     MORST
                                                              SEND DOT
1270 CDØAØ3
             10420 MORS04
                             CALL
                                     MORAM
                                                              ;ADJUST MASK AND SHIFT
)273 20DE
             10430
                            JR
                                     NZ, MORSØ2
                                                              GO FOR NEXT DOT & DASH
1275 2A24Ø8
             10440
                            LD
                                     HL, (MPNTR)
                                                              GET POINTER
             10450
)278 23
                            INC
                                     HL.
                                                              FOINT TO NEXT BYTE
1279 222408
             10460
                                     (MPNTR), HL
                            LD
                                                              STORE FOR NEXT ACCESS
127C 18CB
             10470
                            JR
                                     MORSØ1
                                                              GO TO INITIALIZE MASK, SHF
127E FEØ1
             10480 MORS05
                            CP
                                                              ;TEST FOR 1
                                     NZ: MORSØ6
1280 2005
             10490
                            JR
                                                              GO IF NOT DASH
1282 CDE002
             10500
                            CALL
                                     MORSH
                                                              SEND DASH
             10510
                            JR
                                     MORSØ4
1285 18E9
                                                              GO FOR ADJUSTMENT
1287 FEØ2
             10520 MORS06
                            CP
                                                              TEST FOR 2
1289 2005
             10530
                            JR
                                     NZ , MORSØ7
                                                              ;60 IF NOT CHAR SPACE
328B CDF402
             10540
                             CALL
                                     MORSC
                                                              ;SEND CHAR SPACE
128E 18EØ
             10550
                            JR
                                     MORSØ4
                                                              ; CONTINUE
             10560 MORS07
1290 CD0403
                             CALL
                                     MORSW
                                                              SSET WORD SPACE
```

Fig. 15-4. Morse Code Sender program listing.

0293	18DB	10570 10580	;	JR	MORSØ4	GO TO OUTPUT
				.SET SPE	ED.	
0.005	DDC:444BC	10600				
	DD211408		MORS2Ø	LD	IX, INBUF+1	START OF INPUT
	3A23Ø8	10620		LD	A, (NOCHR)	GET # OF INPUT CHARS
Ø290 Ø290		10630		LD	B, A	TRANSFER TO B
	CD1200	10640 10650		DEC CALL	B	# OF CHARS TO CONVERT
02A1		10650			BCDBIN	CONVERT
Ø2A2		10660		LD LD	C ₁ L A ₁ C	SPEED IN C
Ø2A3		10662		OR	A	GET SPEED FOR Ø TEST
	2006	10663		JR	NZ • MORS21	TEST FOR Ø
	CD1BØØ	100664		CALL	BLINK	;GO IF NOT Ø ;ERROR-BLINK
1	032002	10665		JP	MORS9Ø	GET NEXT COMMAND
	210704		MORS21	L.D	HL, ONEWPM	1 WPM UNIT
Ø2AF	0600	10680		L.D	B. Ø	SPEED IN BC
0281	11FFFF	10690		L.D	DE, -1	QUOTIENT
Ø2B4	B7	10700	MORS22	OR	A	RESET CARRY
Ø285	ED42	10710		SBC	HL, BC	DIVIDE BY SPEED
Ø287	13	10720		INC	DE	BUMP QUOTIENT
Ø288	F2B4Ø2	10730		JP	P,MORS22	CONTINUE TIL NEGATIVE
Ø288	D5	10740		PUSH	DE	SAVE QUOTIENT
Ø28C		10750		POP	HL	TRANSFER TO HL
I	222808	10760		L.D	(DOTO),HL	DOT ON TIME
0200		10770		ADD	HL , HL	;UNIT*2
0201		10780		ADD	HL, DE	:UNIT*3
	222AØ8	10790		LD	(DASHO), HL	DASH ON TIME
Ø2C5		10800		ADD	HL , HL	;UNIT*6
	222008	10810		LD	(WORDF),HL	WORD OFF TIME
0209	C32CØ2	10820	_	JP	MORS9Ø	GO FOR NEXT COMMAND
		10830		northine m	*. Lapropo, por a proprie	
		10840		POINTS TO	MESSAGE N.	
8266	3A14Ø8	10860	•	L.D	A, (INBUF+1)	GET N
020F		10870	HOREI	RLCA	MI (INDOFTI)	
Ø2DØ		10880		LD	C, A	;N*2 ;N*2 IN C
	Ø6ØØ	10890		LD	B, Ø	;N*2 IN C ;N*2 IN BC
	DD212EØ8			L.D	IX, MSGTB	MESSAGE TABLE ADDR
Ø2D7		10910		ADD	IX, BC	POINT TO MESSAGE
1	DD6E00	10920		LD	L, (IX)	GET LS BYTE
Ø2DC	DD66Ø1	10930		LD	H, (IX+1)	GET MS BYTE
Ø2DF	C9	10940		RET		RETURN
		10950				
				SEND DAS	·1.	
_		10970				
	2A2AØ8	10980	MORSH	L.D	HL; (DASHO)	DASH ON TIME
	ED5B28Ø8		LAN PROPERTY.	LD	DE, (DASHF)	DASH OFF TIME
	CD1DØ3		MORSH1	CALL	TONE	OUTPUT
Ø2EA	CA	11010		RET		RETURN
		11020		DENIN BAT		
		11040		SEND DOT	•	
MOED	2A28Ø8	11050		1.15	UL - (DOTO)	TOT ON TIME
	ED582808		HURBI	L.D L.D	HL,(DOTO) DE,(DOTF)	DOT ON TIME
02F2		11070		JR	MORSH1	;DOT OFF TIME ;OUTPUT
		11080	:	UN	HONORIA	TOUT
				SEND CHAI	RACTER SPACE.	
		11100			STEPTIMES OF FIGURE	
	2A2AØ8	11110		LD	HL, (CHARF)	CHARACTER SPACE OFF TIME
	ED5828Ø8	11120		LD	DE, (DOTO)	DOT ON TIME
Ø2FB	B7	11130		OR	Α	CLEAR C
	· · · · · · · · · · · · · · · · · · ·					

Ø2FC	ED52	11140		SBC	HL, DE	TWO UNITS
0 2FE	EB	11150		EX	DE, HL	OFF TO DE
	210000		MORSC1	LD	HL , Ø	CHARACTER SPACE ON TIME
0302		11170		JR	MORSH1	SOUTPUT
6062	1020			UK	HORSHI	,001701
		11180				
		11170	MORSW.S	PEND MOKI) SPACE.	
077074	ED5B2CØ8		•	L.D	DE (WORDF)	WORD SPACE OFF TIME
			HORSW	JR		OUTPUT
ควคอ	18F5	11220	_	JR	MORSC1	3001F01
		11230	•			14. 1999
				ADJUST MA	ASK AND SHIFT COU	NI.
		11250				
	3A27Ø8		MORAM	LD	A; (MSHFT)	GET SHIFT #
Ø3ØD		11270		SUB	2	; ADJUST
	322708	11280		LD	(MSHFT),A	STORE FOR NEXT
Ø312	3A26Ø8	11290		LD	A, (MMASK)	GET MASK
0315	CB3F	11300		SRL	A	FALIGN DOWN 2
Ø317	CB3F	11310		SRL	Α	
0319	322608	11320		LD	(MMASK),A	STORE FOR NEXT
Ø31C	C9	11330		RET		; RETURN
		11340	;			
		11350	;OUTPUT	DOT DASH	H, SPACE	
		11360	;			
Ø31D	D5	11370	TONE	PUSH	DE.	SAVE OFF TIME
Ø31E	7D	11380		LD	A,L	GET ON TIME LSB
Ø31F	B4	11390		OR	H	MERGE ON TIME MSB
0320	2808	11400		JR	Z:TONE1	GO IF NO ON TIME
0322	ØEØ3	11410		LD	C, 3	OUTPUT MASK
	CD31Ø3	11420		CALL	TOGGLE	OUTPUT TONE AND DELAY
0327		11430		XOR	A	;Ø
0328		11440		OUT	(1)+A	TURN OFF OUT5, OUT6
Ø32A			TONE 1	POP	HL.	GET OFF TIME
	0E00	11460	1 WIAPW 7	LD	C = Ø	OUTPUT MASK
	CD3103	11470		CALL	TOGGLE	DELAY ONLY
0330		11480		RET	roddee.	RETURN
ผลฉพ	C 7	11490		1711		, KE LOKI
				OUTPUT :	TONE ON OUTS AND	DELAV
		11510		.001101	TONE ON OOTS AND	L/ELMI.
0771	11FFFF		TOGGLE	L.D	DE : -1	;-1 FOR DECREMENT
			1 Oddle		A, 3	FOR OUTPUT
	3EØ3	11530		LD	HL, DE	
Ø336		11540	10001	ADD		;HL-1 TO HL
0337		11550		RET	NC	RETURN IF DONE
0338		11560		AND	C	SAND ACTIVE BIT WITH MASK
	D3Ø1	11570		OUT	(1) • A	FOUTPUT
	Ø624	11580		L.D	B, 36	ON CNT
	10FE	11590		DJNZ	\$;LOOP HERE
	EEØ1	11600		XOR	1	TOGGLE OUT6
0341		11610		AND	C	; AND ACTIVE BIT WITH MASK
	D3Ø1	11620		OUT	(1),A	FOUTPUT
	0623	11630		LD	B, 35	FOFF CNT
	10FE	11640		DJNZ	\$	LOOP HERE
	EEØ1	11645		XOR	1	FLIP OUT6
Ø34A	18EA	11650		JR	TOGG1	; CONTINUE
		11660				
		11670	DATA A	REA		
		11680				
Ø34C		11690	PDATA	EQU	\$	START OF PROGRAM RAM
Ø34C	0000	11700		DEFW	Ø	;(MPNTR)
Ø34E	00	11710		DEFB	Ø	; (MMASK)
Ø34F	00	11720		DEFB	Ø	;(MSHFT)
	C7Ø4	11730		DEFW	1223	;(DOTO)
	560E	11740		DEFW	3670	;(DASHO)
mer toof mer akan						

code generates a dot. A 01 code generates a dash. A 10 code generates a character space and a 11 code generates a word space. A message is terminated by a byte of all ones. (This means that up to three codes before the byte of all ones may contain a code of 10 to generate "nulls.") The location of each message is placed into a Message Table (MSGTB). Each entry in the message table is in the standard Z-80 address format, last significant byte followed by most significant byte (see Fig. 15-3).

There are two commands in the Sender (see Table 15-1). The "1nn" command sets the speed, as in the case of the Morse Code Generator of the last chapter. From 1 to 99 words per minute may be specified with the default (reset) value being one word per minute.

The "0n" command starts transmission of message n, 0-9. No check is made on the validity of the message; that is, if there is "garbage" in the specified

message area, garbage will be sent! Upon completion, the program returns to await the next keyboard command, either next message or set speed.

APPLICATIONS HARDWARE

Monitoring the output is possible by feeding the output of OUT6 into either an on-board amplifier and speaker or into external audio (see Fig. 14-2). Output line OUT5 is the actual keying line that can be used with a relay or solid-state keying device. (Note that the sense of OUT5 is inverted, that is, "on" is a logic 0, and off is a logic 1.)

THEORY OF OPERATION

Parts of the Sender (see Fig. 15-4) are identical with the application of the last chapter. The genera-

0354 AA1C	11750		DEFW	7338	; (WORDF)
0356 6A03	11760		DEFW	SAMPLE	; (MSGTB)
0358 0000	11770		DEFW	0	
035A 0000	11780		DEFW	Ø	
035C 0000	11790		DEFW	Ø	
035E 0000	11800		DEFW	Ø	
0000 0 050	11810		DEFW	Ø	
0362 0000	11820		DEFW	Ø	
0364 0000	11830		DEFW	Ø	
0366 0000	11840		DEFW	Ø	
0368 0000	11850		DEFW	Ø	
001E	11860	PDATAS	EQU	\$-PDATA	
	11870	5			
	11880	MESSAG	E AREA	HERE TIL EN	ID OF FPROM
	11890			, , , , , , , , , , , , , , , , , , ,	
Ø36A 42	11900 9	SAMPLE	DEFB	42H	DE WD6CTY
Ø36B 31	11901		DEFB	31H	The same of the sa
Ø36C 64	11902		DEFB	64H	
Ø36D 24	11903		DEFB	24H	
Ø36E Ø2	11904		DEFB	Ø2H	
Ø36F 44	11905		DEFB	4411	
0370 99	11906		DEFB	99H	
0371 16	11907		DEFB	16H	
0372 FF	11908		DEFB	ØFFH	
		*****			TO BE PROGRAMMED*****
Ø 824	11940		EQU	PROGR	TO BE TROUMHILD ARREST
Ø826	11950		EQU	MPNTR+2	
Ø827	11960		EQU	MMASK+1	
Ø828	11970 I		EQU	MSHFT+1	
Ø828	11980 1		EQU	DOTO	
Ø82A	11760 I		EQU	DOTE+2	
Ø828					
	12000 I		EQU	DOTF	
Ø82A	12010 (EQU	DASHO	
Ø820	12020 V		EQU	CHARF+2	
Ø82E	12030 N		EQU	WORDF+2	
	12040 (DNEWPM	EQU	1223	
0407	d 100, 246, 244, 246				
0000 0000 00000 TOTAL	12050		END		

Fig. 15-4 cont'd. Morse Code Sender program listing.

ORSE CODE SENDER

on of dots, dashes, and intervals, and the processing the speed input are the same. The "0n" command itry, however, works with a predetermined message ther than generating random characters. The "n" the input (0-9) is used to access the nth entry of the Message Table (MSGTB). Each entry should hold 16-bit address that points to a code message. Each the of this message is picked up and stripped of its ur 2-bit codes. Each code results in either a dot 10), dash (01), character space (10), or word space 11) being sent. Every byte is first checked to see hether it contains all ones: if this is the case, the

routine terminates by transferring control back to MORS90 to get the next keyboard command.

151

Variables used in this program are the variables for intervals (ONEWPM, DOTO, DASHO, and WORDF), the Message Table pointers (MSGTB to MSGTB+19), and three variables used in stripping the codes: MPNTR, MMASK, and MSHFT. MPNTR points to the next byte of the message being transmitted. MMASK holds the current mask for the code position (11000000, 00110000, 00001100, or 00000011). MSHFT holds a count that specifies how far to the right the code must be shifted to right justify it into a value of 00, 01, 10, or 11.

Telephone Dialer

This chapter describes a Telephone Dialer application for the EZ-80. Up to 100 telephone numbers of 1 to 11 digits can be stored in the EZ-80 (2716 version). To call any of the 100, the appropriate number 0–99 is entered on the keyboard of the EZ-80, and the EZ-80 automatically dials the number. Another function implemented in the EZ-80 is an "elapsed time" capability; the EZ-80 displays a running count of minutes and seconds that have elapsed since the beginning of the call. Five of the numbers are temporary numbers that are stored in RAM and thus volatile (power down destroys the data); 95 of the numbers are permanently stored in EPROM (up to 10 in the 2758 or 95 in the 2716 version).

OPERATING INSTRUCTIONS

The Dialer is programmed into EPROM starting at 220H, as shown in Fig. 16-1. There are four functions that can be entered for the Dialer as in Table 16-1.

Entering a "0n123 . . . m" records the string of digits "123 . . m" as telephone number n. Up to 11 digits may be entered as the number, or as few as one. The entry number n may be 0-4, representing the five locations in EZ-80 RAM. Any entry number over 4 is reserved for numbers that are permanently stored in EPROM. Entry errors cause the usual blinking display.

Entering a "2nn" displays the current telephone number for nn on the LED display. Valid entry numbers are 0-99, representing five numbers in RAM (0-4) and 95 numbers in EPROM. This function enables a check on the validity of any temporary (RAM) or permanent number (EPROM).

Entering "3nn" automatically dials number nn and displays it on the LED display as the number is dialed. If an incorrect number is present in RAM or EPROM, the program will not check for validity.

Once the number is dialed, function "1" may be entered. This function displays elapsed time in min-

Table 16-1. Telephone Dialer Commands

Command	Description
OnmmmmmmmE	Record number mmmmmmm as telephone number n (0-3) in RAM.
1E	Start display of elapsed minutes and seconds from 0. Pressing
	any key returns to next command.
2nnE	Display number nn (0-99) on
3nnE	LED display for validity check. Automatically dial number nn (0-99). Pressing ENTER again redials the same number. E == "ENTER"

utes and seconds from the start of the function entry. Pressing any key terminates the function.





Fig. 16-1. Telephone Dialer memory mapping.

UNPROGRAMMED AREA



 $\operatorname{\textsc{COM}}$ (common) and $\operatorname{\textsc{NC}}$ (normally closed) contacts of the relay are used in this application.

CHANGE WIRING ON FIG. 10-6 ACCORDINGLY!

Fig. 16-2. Telephone line interface.

APPLICATIONS HARDWARE

Most telephone numbers may be dialed by interrupting the circuit. A rotary dial phone does exactly that by means of a commutator switch, outputting ten pulses for 0, five for 5, and so forth. This application interfaces to a phone line as shown in Fig. 16-2. The relay is controlled by output line 6 (OUT6) of the EZ-80 and breaks the circuit the appropriate number of times for each digit. Bear in mind that the voltages may be somewhat high (during ringing) and that the phone circuit should be very well isolated from the EZ-80. The phone company will undoubtedly agree!

NOTE:

FCC RULES FORBID DIRECT CONNECTION OF UNAPPROVED EQUIPMENT TO PHONE LINES, A "COUPLER" MUST BE USED BETWEEN THE LINE AND SUCH EQUIPMENT. CHECK WITH YOUR LOCAL PHONE COMPANY TO INSTALL SUCH A COUPLER.

THEORY OF OPERATION

Numbers are stored in both RAM and EPROM as shown in Fig. 16-3. Each number is stored as a single bcd digit in one byte. The number is terminated by a -1 in the last byte. The RAM table is located at the start of program RAM (RAMT) and is five entries of 12 bytes each, or 60 bytes. This provides enough room for variable storage (800H to RAMT-1) and the stack at top of RAM. The EPROM table starts at the last program location (PROMT). A sample number has been entered to illustrate the coding. Remember that each number burned into the EPROM must be terminated by a -1 (0FFH) and




Fig. 16-3. Telephone Dialer number storage.

must start at the first byte of the table entry. Each entry must be 12 bytes even if the last are unused. There is enough room in EPROM (2758) for 10 (2758) or 95 (2716) entries. Unused entries must be filled with -1s (normal initial state of EPROM).

The program (Fig. 16-4) is made up of five sections—initialization, and processing for the four functions. In the case of the Dialer, there are no variables in RAM storage and therefore no CALL is made to INITialize. The CALL to BRANCH inputs the command and branches out to one of the four functions.

The "0" function records a number from the input string. The entry number is checked for validity. If it is valid, the location of the entry in RAM is computed. Entry number 0 is at the start of the RAM table, entry 1 is at start + 12, entry 2 is at start + 24, and so forth. Before the number is filled into the RAM table, the 12 bytes of the entry are filled with -1 to mark the termination for the number. The number is then moved to the table entry, starting at the first byte of the RAM entry (LDIR).

The "1" function zeros the real-time-clock variables, HUNS, SECS, and MINS, to enable a start from elapsed time of 0. This function continually displays the MINS and SECS value on the LED display after conversion to bed (two calls to BINBCD).

The "3" function displays the current number in RAM or EPROM and dials the number. The entry number is first checked to see whether it is in RAM (0-4) or EPROM (5-99). The location of the RAM or EPROM table is established as a result of this test. The displacement of the entry from the start of the table is then computed by multiplying the RAM entry number by 12 or by multiplying the EPROM entry number — 5 by 12. It is then added to the location of the table to locate the proper entry.

Once the entry has been located, each digit of the entry is simultaneously displayed and dialed. Dialing is implemented by turning on OUT6 for ½0 of a second and then turning it off for ½0 of a second for each pulse required. Dialing of each digit continues until a -1 is detected as the terminating character.

```
00099 *LIST OFF
               09999 *LIST ON
               10000
                                    **********
                10010
                                    TELEPHONE DIALER
                10020
                                          00-09
                10030
                                **********
               10040
0220
               10050
                               ORG
                                        220H
                                                         START EPROM AREA
0220
               10060 DIALER
                               EQU
                                        虫
                                                         START OF DIALER PROG
0220 318008
                                        SP,880H
               10070
                               I D
                                                         ; INITIALIZE STACK
0223 217803
               10071
                               1 D
                                        HL, PDATA
                                                         START OF RAM DATA
0226 010700
               10072
                               LD
                                        BC, PDATAS
                                                         SIZE OF RAM DATA
0229 CD0300
               10073
                               CALL
                                        INIT
                                                         ; INITIALIZE
Ø22C
     212808
               10074
                               LD
                                        HL, RAMT
                                                             FRAM TABLE ADDRESS
022F
     JEFF
               10075
                               LD
                                        A, ØFFH
                                                             ; -- 1
Ø231 Ø630
               10076
                               LD
                                        B, 60
                                                             FOR 5 ENTRIES
0233
     77
               10077 DIAL99
                               LD
                                        (HL),A
                                                             STTORE -1
0234 23
               10078
                               INC
                                       HL.
                                                             BUMP PNTR
Ø235 1ØFC
               10079
                               DJNZ
                                        DIAL99
                                                             ;LOOP
0237 210000
               10080 DIAL90
                               1 D
                                        HL , Ø
                                                         : 0
023A 220808
               10090
                               LD
                                        (LEDBUF), HL
                                                         ; ZERO MS DISPLAY
023D 220A08
               10100
                               LD
                                        (LEDBUF+2), HL
                                                         FZERO LS DISPLAY
0240 214902
               10110
                               LD
                                        HL, DIALTB
                                                         FUNCTION TABLE ADDRESS
0243 110300
               10120
                               LD
                                       DE # Ø3H
                                                         ; 0=MINIMUM, 0-3 VALID
Ø246 C31EØØ
               10130
                               JP
                                       BRANCH
                                                         FINPUT AND BRANCH
0249 180A
               10140 DIALTB
                               JIR
                                       DIAL@0
                                                         ; Ø=RECORD#
Ø24B 1851
               10150
                               JR
                                        DIAL10
                                                         ;1=ELAPSED TIME
Ø24D 18Ø3
               10160
                               JR
                                       DIAL2B
                                                         ;2=DISPLAY#
Ø24F C373Ø3
               10170
                               JP
                                       DIAL30
                                                         ;3=DIAL NUMBER N(LAST!)
               10175 DIAL2B
Ø252 C3D6Ø2
                               JP
                                       DIAL 20
                                                         5LINK
               10180
               10190
                     ;DIALØØ.RECORD #.
               10200
0255 DD211408 10210 DIAL00
                              L.D
                                        IX, INBUF+1
                                                         START OF N
0259 0601
               10220
                               LD
                                        B, 1
                                                         # INPUT
025B 110500
               10250
                               LD
                                       DE , 5
                                                         LIMIT OF
Ø25E CD1200
               10260
                               CALL
                                        BCDBIN
                                                         CONVERT
0261 3805
               10270
                               JR
                                        C, DIALØ1
                                                         GO IF N OK
0263 CD1B00
               10280 DIAL0A
                               CALL
                                                         IN SPECIFIES EPROM
                                       BLINK
0266 18CF
               10290
                               JR
                                       DIAL 90
                                                         GO AGAIN
Ø268 3A23Ø8
               10295 DIAL01
                               LD
                                        A, (NOCHR)
                                                         GET # OF
                                                                    CHARS INPUT
026B FE0E
               10296
                               CP
                                       14
                                                         TEST FOR LT 14
Ø26D F263Ø2
               10297
                               JP
                                       P, DIALØA
                                                         FERROR IF 14 OR 14+
0270 FE03
               10298
                               CP
                                       73
                                                         :TEST FOR 0-2
Ø272 FA63Ø2
               10299
                               JP
                                       M, DIALØA
                                                         ;ERROR IF 0-2
0275 110000
               10300
                              LD
                                       DE,Ø
                                                         10 TO DE
Ø278 EB
               10310
                              EX
                                       DE, HL
                                                         IN IN DE, Ø IN HL
0279 19
               10320
                               ADD
                                       HL, DE
                                                         5N*1
Ø27A 19
               10330
                               ADD
                                       HL, DE
                                                         ;N*2
Ø27B 19
               10340
                               ADD
                                       HL, DE
                                                         *N*3
Ø27C 29
               107350
                               ADD
                                       HL., HL.
                                                         *N*6
Ø27D 29
               10360
                               ADD
                                       HL., HL.
                                                         3N*12
027E 112B08
               10370
                              LD
                                       DE, RAMT
                                                         START OF RAM TABLE
0281 19
               10380
                              ADD
                                       HL, DE
                                                         START+N*12
0282 3EFF
               10390
                              LD
                                       A, ØFFH
                                                         ;-1 FOR FILL
0284 060C
               10400
                              LD
                                       B, 12
                                                         # OF BYTES
Ø286 77
               10410 DIAL02
                              LD
                                        (HL),A
                                                            ;STORE -1
0287 23
               10420
                               INC
                                       HL
                                                            BUMP POINTER
0288 10FC
               10430
                               DJNZ
                                       DIALØ2
                                                            ; CONTINUE
028A 01F4FF
               10440
                              L.D
                                       BC,-12
                                                         #DECREMENT
Ø28D Ø9
               10450
                               ADD
                                       HL,BC
                                                         FOINT TO #
028E 111508
               10460
                              L.D
                                       DE, INBUF+2
                                                         POINT TO #
```

0291	3A23Ø8	10470		LD	A, (NOCHR)	GET # INPUT
0294	4F	10480		LD	C+A	TRANSFER TO C
0295	ØD	10490		DEC	С	ADJUST FOR "ØN"
0296	ØD	10510		DEC	C	
0297	0600	10520		LD	B,Ø	;INPUT # IN BC
0299	EB	10525		EX	DE, HL	SWAP FOR LDIR
Ø29A	EDBØ	10530		LDIR		MOVE TO TABLE
Ø290	1899	10540		JR	DIAL9Ø	GO FOR NEXT INPUT
		10550				
				DISPLAY	ELAPSED TIME.	
		10570				
Ø29E			DIAL10	XOR	Α	ZERO A
	320408	10590		LD	(HUNDS),A	70 TO 100THS
	320308	10600		LD	(SECS),A	\$0 TO SECS
	320208	10610		LD	(MINS),A	70 TO MINS
	3AØ3Ø8		DIAL11	LD	A, (SECS)	GET SECONDS
Ø2AB		10630		LD	LA	NOW IN L
Ø2AC		10640		LD	H, Ø	NOW IN HL
	DD212408 CD1500			LD	IX, BUFR	TEMP BUFFER
	2A27Ø8	10660		CALL	BINBCD	CONVERT AND STORE
	220A08	10665		LD	HL, (BUFR+3)	GET SECS
	3AØ2Ø8	10666 10670		LD LD	(LEDBUF+2), HL	DISPLAY
02BE		10680		LD	A; (MINS)	GET MINUTES
02BF		10690		LD	L 1 A H 1 Ø	NOW IN L
	DD2124Ø8			LD	IX, BUFR	;NOW IN HL ;TEMP BUFFER
	CD1500	10710		CALL	BINBCD	CONVERT AND STORE
	2A27Ø8	10715		LD	HL (BUFR+3)	GET MINS
	220808	10716		LD	(LEDBUF), HL	DISPLAY
	CDØCØØ	10720		CALL	KEYSON	TEST FOR KEYPUSH
Ø2D1		10730		JR	Z,DIAL11	GO IF NONE
	C337Ø2	10740		JP	DIAL90	GO FOR NEXT INPUT
		10750	;			
		10760	;DIAL20.	DISPLAY	#.	
		10770	;			
Ø2D6	0 600	10780	DIAL20	L.D	B • Ø	SET DISPLAY MODE
	210000	10790	DIAL29	LD	HL = Ø	;Ø TO HL
	220808	10800		LD	(LEDBUF), HL	;ZERO MS DISPLAY
	22 0A08	10810		LD	(LEDBUF+2),HL	;ZERO LS DISPLAY
02E1		10820		PUSH	BC	SAVE FLAG
	DD2114Ø8			LD	IX, INBUF+1	START OF N
	3A23Ø8	10840		LD	A ₁ (NOCHR)	;# OF CHARS INPUT
Ø2E9		10841		CP	2	TEST FOR 0 OR 1
	F2F3Ø2	10842		JP	P,DIAL28	;GO IF 2 OR 2+
02EE	2A29Ø8	10843		LD	HL, (PRLOC)	GET PREVIOUS LOCK
02F1		10844	DIAL28	JR LD	DIAL27	DON'T COMPUTE LOC
02F4		10860		DEC	B, A	TRANSFER TO B
	110500	10870		LD	B DE,5	;ADJUST FOR "2"
	CD1200	10880		CALL	BCDBIN	;RAM LIMIT ;CONVERT
	112808	10890		LD	DE, RAMT	RAM TABLE ADDRESS
02FE		10900		JR	C.DIAL21	GO IF RAM
0300		10701		LD	A,L	GET #
0301		10902		CP	100	TEST FOR GE 100X
	F26302	10903		JP	P, DIALØA	GO IF GE 100
	117FØ3	10910		ĹĎ	DE, PROMT	PROM TABLE ADDRESS
0309	Ø1FBFF	10920		LD	BC: -5	FOR ADD
Ø3ØC	0 9	10930		ADD	HL, BC	ADJUST FOR PROM
Ø3ØD		10940			HL, HL	5N*2
030E		10950		ADD	HL + HL	\$N*4
030F		10960			HL	SAVE N*4
0310	29	10970		ADD	HL, HL	5N*B

Ø311 C1	10980	POP	BC	GET N*4
0312 09	10790	ADD	HL,BC	;N*12
0313 19	11000	ADD	HL, DE	;TABLE START+N*12
0314 222908	11002	LD	(PRLOC), HL	SAVE LOCATION
	11005 DIAL27		IX, LEDBUF	POINT TO FIRST DIGIT
Ø31B D1	11010 DIAL22	POP	DE	GET FLAG
Ø31C 7E	11020	LD	A; (HL)	GET DIGIT
Ø31D 23	11025	INC	HL	BUMP PNTR
Ø31E D5	11030	PUSH	DE	SAVE FLAG
Ø31F FEFF	11040	CP	ØFFH	TEST FOR END
0321 2846	11050	JR	Z,DIAL25	GO IF END
0323 F5	11055	PUSH LD	AF A,(IX)	;SAVE DIGIT ;GET DIGIT #
0324 DD7E00 0327 3C	11056 11057	INC	A	BUMP BY ONE
0328 FE0A	11058	CP	100	TEST FOR 10
032A 2001	11059	JR	NZ, DIAL2A	GO IF NOT 10
Ø32C AF	11060	XOR	Α	;10-START AT 0
Ø32D DD77ØØ	11061 DIAL2A		(IX),A	STORE
Ø33Ø F1	11062	POP	AF	RESTORE DIGIT
Ø331 32ØBØ8	11063	L.D	(LEDBUF+3),A	;DISPLAY
Ø334 CB42	11070	BIT	Ø , D	TEST MODE
0336 200A	11080	JR	NZ,DIAL23	GO IF DIAL MODE
Ø338 E5	11090	PUSH	HL	- 0.51PT - 00PT 0.0.51PS - 1.1.4.1.1.1PT
Ø339 21E8Ø3	11100	LD	HL,1000	ONE SECOND VALUE
Ø33C CD18ØØ	11110	CALL	DELAY	GO FOR NEXT DIGIT
033F E1	1112Ø 1113Ø	POP JR	HL DIAL22	GO FOR NEXT DIGIT
0340 18D9 0342 47	11130 11140 DIAL23		B,A	GET NUMBER
0342 47 0343 E5	11140 DIAC23	PUSH	HL	SAVE POINTER
0343 EJ 0344 B7	11160	OR	A	TEST FOR Ø
0345 2002	11170	JR	NZ,DIAL24	;GO IF 1-9
0347 060A	11175	LD	B,10	;0=10 PULSES
Ø349 C5	11180 DIAL24	PUSH	BC	SAVE COUNT
Ø34A 3EFF	11190	LD	A, ØFFH	;ALL ON
Ø34C D3Ø1	11200	OUT	(1) + A	TURN ON PULSE
Ø34E 2132ØØ	11210	LD	HL,50	;1/2ØTH SEC
0351 CD1800	11220	CALL	DELAY	;DELAY ;ALL OFF
0354 AF 0355 D301	11230 11240	XOR OUT	A (1),A	TURN OFF PULSE
	11250	LD	HL,50	;1/20TH SEC
Ø35A CD18ØØ	11260	CALL	DELAY	DELAY
Ø35D C1		POP	BC	GET COUNT
	11280	DJNZ	DIAL24	GO IF MORE
0360 21EE02	11300	L.D	HL,750	:3/4 SEC CNT
Ø363 CD18ØØ	11310	CALL	DELAY	; DELAY
0366 E1	11315	POP	HL.	RESTORE POINTER
Ø367 18B2	11320	JR	DIAL22	GO FOR NEXT DIGIT
Ø369 D1	11330 DIAL25		DE.	RESET STACK
Ø36A 21E8Ø3	11340	LD	HL,1000	;1 SECOND DELAY ;DELAY
036D CD1800 0370 C33702	1135Ø 1136Ø	.JP	DELAY DIAL90	GO FOR NEXT FUNCTION
0370 C33702	11370 ;	ur.	DIALIE	100 101 NEXT 101011014
	11380 ;DIAL30	DIAL #.	_	
	11390 ;			
0373 0601	11400 DIAL30		B. 1	SET DIAL MODE
Ø375 C3D8Ø2	11410	JP	DIAL29	GO TO DIAL
	11490 ;	L prespore		
•	11491 ;DATA A	HEA		
Ø378	11492 ; 11493 PDATA	EQU	\$	START OF PROGRAM RAM
0378 00	11473 FDMIM	DEFB	₹ ² Ø	;(BUFFR)
0379 00	11495	DEFB	Ø	, . mar var 1
W377 WW	* * * * / * /	#/L-1 L'	•	

Fig. 16-4 cont'd. Telephone Dialer program listing.

Ø37A Ø	Ø 11498)	DEFB	Ø	
Ø37B Ø	Ø 11497	•	DEFB	Ø	
Ø37C Ø	Ø 11498	}	DEFB	Ø	
Ø37D 2	BØ8 11499	;	DEFW	RAMT	;(PRLOC)
0007	11500	PDATAS	EQU	\$-PDATA	
	11501	;***EP	ROM NUMBI	ER AREA. HERE TO	END OF EPROM****
Ø37F	11502		EQU	\$	START OF EPROM NUMBERS
Ø37F Ø	104 11503		DEFW	Ø4Ø1H	The state of the s
Ø381 Ø	104 11504		DEFW	Ø4Ø1H	
Ø383 Ø:	505 11505		DEFW	Ø5Ø5H	
Ø385 Ø	501 11506	1	DEFW	Ø1Ø5H	
0387 0 :	201 11507		DEFW	Ø102H	
Ø389 Ø	2FF 11508		DEFW	ØFFØ2H	
	11513	5*****	**END OF	LOCATIONS TO BE	PROGRAMMED*****
0824	11520	BUFR	EQU	PROGR	;LOCATION OF (BUFR)
0829	11521	PRLOC	EQU	BUFR+5	SLOCATION OF (PRLOC)
0 828	11522	RAMT	EQU	PRLOC+2	LOCATION OF RAM AREA
0000	11560		END		
00000	TOTAL ERRORS				

Fig. 16-4 cont'd. Telephone Dialer program listing.

The "2" function is identical with the "3" function except that it does not dial the number. A "flag" (contained in the B register) is maintained so that the dialing function may be skipped for a display only.

No variables are contained within the RAM area except for the RAM table entries and a temporary buffer of five bytes, BUFR, and variable PRLOC.

Frequency Counter/Tachometer

This chapter describes a frequency counter/tachometer application for the EZ-80. In this application
the EZ-80 monitors the IN1 line to count pulses.
Whenever the line changes from 0 to 1 and from 1 to
0, an interval count is incremented by 1. If the IN1
is connected to a source of pulses such as is shown in
Fig. 17-1, the Frequency Counter can be used as either
a tachometer or frequency counter and will count as
few as one pulse per minute up to 50,000 pulses per
minute.

The period or time interval over which pulses may be counted is user selectable; 0.1 second, 1 second, 1 minute, or manual operation may be specified. A "debounce" time in increments of 1 millisecond is also selectable by keyboard input. Many signals have "bounce" associated with them as shown in Fig. 17-2. By delaying the proper time before testing the signal again, this bounce may be disregarded in accumulating counts. Debounce delay times of 1 millisecond to 0.255 second are possible.

OPERATING INSTRUCTIONS

The Frequency Counter is programmed into EPROM starting at 220H as shown in Fig. 17-3. Other applications programs may be programmed into




Fig. 17-1. Frequency Counter/Tachometer use.




Fig. 17-2. Bounce in signals.

EPROM if their locations do not conflict with the Frequency Counter. Use the techniques described in Chapter 10 to transfer control to the Frequency Counter if other programs are coresident in EPROM.

Table 17-1. Frequency Counter/
Tachometer Commands

Command	Description
0nE	Set counting interval. 0.1 second = 0; 1 second = 1, 1 minute = 2; manual = 3.
1E	Start counting over currently defined interval. If not manual, continually display number of counts received during each interval. If manual, count pulses until key depressed at which time display will be made.
2nnnE	Specify a debounce delay of nnn * 1 milliseconds (1 millisecond to 0.255 second). If $n = 0$, do not debounce. $E = "ENTER"$

If only the Frequency Counter is resident, locations 1 and 2 of the EPROM will hold 20H and 2, respectively.

There are three functions that may be input from the keyboard for the Frequency Counter (see Table 17-1). Entering a "0n" sets the period (interval) for counting. N=0 specifies ½ second, N=1 is 1 second, N=2 specifies 1 minute, and N=3 designates manual operation.

Entering a "2nnn" specifies the debounce time delay. If a 2 function is not input, there will be no (appreciable) delay in counting pulses. If the 2 function is specified, the program will delay nnn * 1 milli-





Fig. 17-3. Frequency Counter/Tachometer memory mapping.

seconds after each change in signal level (see Fig. 17-4). The debounce delay should be chosen when the signal is not "monotonically increasing or decreasing" as shown in the figure.

Entering a "1" starts the count. If automatic (non-manual) mode is selected, the program will count over the interval specified and display the results on the LED display. The display will change every ½0, 1, or 60 seconds depending upon the interval. If manual mode is selected, the program will count pulses until any key is depressed, at which time it will stop with the count accumulated over the manual interval displayed. Pushing the key for the next command reenters command processing.



APPLICATIONS HARDWARE

No applications hardware is required for this application. The input signal to IN1, however, must be within voltage limits of +0 to +5 volts. It must be a digital signal varying from a nominal 0 to over +3.0 volts for a 0 to 1, or 1 to 0 transition. A method for converting a digital signal of different voltage levels is shown in Fig. 10-12. Note that pulses are counted for every complete transition from 0 to 1 and back to 0 again.

THEORY OF OPERATION

The Frequency Counter (Fig. 17-5) is made up of four sections: initialization and the processing of the 0, 1, and 2 commands (FREQ00, FREQ10, and FREQ20). Initialization moves the program variables down to program RAM and then looks for the next command input.

The FREQ00 routine processes the time period specified. A check is made for a valid input of 0 to 3 for 0.1 second, 1 second, 1 minute, or manual, respectively. If a valid input is present, the variable PE-RIOD is loaded with 2 bytes from the period table PTABLE. There are four entries in the period table. one for each interval. Each entry is two bytes long. The first byte represents the initial hundreds count, and the next byte represents the initial seconds count. At the start of each counting interval, these counts are put into the HUNDS and MINS real-time-clock locations. The real-time-clock then increments each variable automatically. The end of the interval is defined by a MINS value of 1. The entries in PTABLE represent values that will take 0.1 second. 1 second. or 1 minute to reach MINS = 1. The last value for manual operation is a dummy.

```
00099 *LIST OFF
               Ø9999 *LIST ON
               10000 ;***************************
                                   FREQUENCY COUNTER
               10010
               10020
                                        00-05
               10030 ;****************************
               10040
                                       220H
                                                         SNEXT EPROM AREA
0220
               10050
                              ORG
                                                         START OF FREQ COUNTER
0220
               10060 FREQR
                              EQU
                                       SP,88ØH
                                                         ; INITIALIZE STACK
                              LD
0220 318008
               10070
                              LD
                                                         START OF RAM DATA
                                       HL, PDATA
               10080
0223 214303
                                                         SIZE OF DATA
                              LD
                                       BC, PDATAS
0226 010400
               10090
                                                         ; INITIALIZE
                               CALL
                                       INIT
     CDØ3ØØ
               10/10/0
0229
                                       HL , Ø
                                                         ; ZERO HL
               10110 FREQ90
                              1 D
Ø22C
     210000
                                                         ; ZERO MS DISPLAY
                              LD
                                        (LEDBUF), HL
Ø22F 22Ø8Ø8
               10120
                                                         ; ZERO LS DISPLAY
                                        (LEDBUF+2), HL
0232 220A08
               10130
                              LD
                                                         FUNCTION TABLE ADDR
                              L.D
                                       HL, FREQT
Ø235 213EØ2
               10140
                                                         :1 MINIMUM, 0-2 VALID
                                       DE:0102H
               10150
                              LD
0238 110201
                               JP
                                       BRANCH
                                                         BRANCH OUT
               10140
023B C31E00
                                                         :0=SET TIME PERIOD
               10170 FREQT
                               JR
                                       FREQ00
Ø23E 18Ø5
                                                         ;1=START COUNTING
                               JR
                                       FREQ10
               10180
0240
     1830
                                                         ;2=DEFINE DEB (LAST!)
                               JP
                                        FREQ20
0242 030803
               10190
               10200 ;
                     FREQUO.SET TIME PERIOD.
               10210
                10220
                                                         GET # OF CHARS
Ø245 3A23Ø8
               10221 FREQ00
                               LD
                                        As (NOCHR)
                                                         TEST FOR PROPER #
                               CP
Ø248 FEØ2
               10222
                                        2
                               JR
                                        NZ FREQØA
                                                         ;GO IF INCORRECT
024A 2008
               10223
                                        A, (INBUF+1)
                                                         GET N
                               LD
Ø24C 3A14Ø8
                10230
                                                         TEST FOR 0-3
                               CP
                                        4
024F FE04
                10240
                                                         ;GO IF Ø-3
                10250
0251 FA5902
                               JP
                                        M, FREQ01
                                                         BLINK DISPLAY
                10260 FREQ0A
Ø254 CD1BØØ
                               CALL
                                        BLINK
                                                          TRY AGAIN
Ø257 18D3
                10270
                               JR
                                        FREQ90
                                                         GET N
                10280 FREQ01
                               LD
                                        A, (INBUF+1)
0259
     3A14Ø8
                                                          MANUAL FLAG
                10290
                               LD
                                        (MFLG),A
Ø25C 3227Ø8
                                                         IN IN L
Ø25F
     6F
                10300
                               LD
                                        L. A
                                                          IN IN HL
                               LD
                                       · H • Ø
0260
     2600
                10310
                                                          5N*2
0262 29
                               ADD
                                        HL. 5 HL.
                10320
                                        BC, PTABLE
                                                          PERIOD TABLE
0263 013B03
                               1 D
                10330
                                                          ;ADD START+N*2
                               ADD
                                        HL, BC
0266 09
                10340
                               L.D
                                        A, (HL)
                                                          GET LS BYTE
                10350
Ø267 7E
                                                          ;STORE
0268 322508
                               L.D
                                        (PERIOD), A
                10360
                                                          POINT TO MS BYTE
                               INC
Ø26B 23
                10370
                                                          GET MS BYTE
026C 7E
                               LD
                                        A, (HL)
                10380
                                                          STORE
                                        (PERIOD+1),A
026D 322608
                               LD
                10390
                                                          ;GO FOR NEXT FUNCTION
                                        FREQ90
0270 18BA
                10400
                               ٦R
                10410 ;
                10420 ;FREQ10.START COUNTING.
                10430 ;
                                                          10 TO A
Ø272 AF
                10440 FREQ10
                               XOR
                                                          ; ZERO 100THS
                                        (HUNDS),A
0273 320408
                10441
                               LD
                                        (SECS),A
                                                          ; ZERO SECS
0276 320308
                10442
                               LD
                                        (MINS),A
                                                          ;ZERO MINUTES
0279 320208
                100445
                               LD
                                        (HOURS) , A
                                                          ; ZERO HRS
Ø27C
      320108
                10446
                               LD
                                                          ; ZERO DAYS
      320008
                10447
                               LD
                                        (DAYS),A
027F
                                                          SINITIALIZE COUNT
0282
      110000
                10500
                               L.D
                                        DE , Ø
                                        B,80H
                                                          ; MASK
                               LD
0285
     0880
                10510
                                                          POINTER TO MINUTES
                                        HL, MINS
0287
      210208
                10520
                               LD
                                                          GET SECONDS
                                        A, (PERIOD+1)
Ø28A
      3A26Ø8
                10521
                               LD
                                                          ; INITIALIZE SECS
                                        (SECS),A
Ø28D 32Ø3Ø8
                10522
                               LD
                                        A, (PERIOD)
                                                          GET 100THS
Ø29Ø 3A25Ø8
                10523
                               LD
```

0007 700400	1 DE 0 4	1 TS	A LIB IN ITS CO. A	. 7 . 1 7 7 7 4 1 7 7 8 1 1 7 7 8 1 1 1 1 1 1 1 1 1 1 1
0293 320408 0296 3A2708		LD	(HUNDS),A	INITIALIZE 100THS
		LD	A, (MFLG)	GET MANUAL FLAG
	10540	CP	3	TEST FOR MANUAL
029B 2830	10550	JR	Z,FREQ1A	GO IF MANUAL
Ø29D CB46	10551 FREQ12	BIT	Ø, (HL)	TEST DONE
W47F U4DDW4	T KI J J Z	U III	NZ,FREQ14	GO IF DONE
	10560	IN	A, (2)	GET INPUT
Ø2A4 AØ	10570	AND	В	TEST INPUT
02A5 CA9D02		JP	Z,FREQ12	GO IF ZERO INPUT
Ø2A8 CD28Ø3	10590 10591 FREQ13	CALL	8,727 B Z,FREQ12 DEB Ø,(HL) NZ,FREQ14	; DEBOUNCE
Ø2AB CB46	10591 FREQ13	BIT	Ø; (HL)	;TEST DONE
Ø2AD C2BDØ2		JP	NZ,FREQ14	GO IF DONE
0280 DB02	10600	IN	A ₁ (2)	GET INPUT
Ø282 AØ	10610	AND	8	TEST INPUT
02B3 C2AB02	10620	JP	NZ,FREQ13	GO IF ONE INPUT
Ø286 CD28Ø3	10630	CALL	DEB	; DEBOUNCE
0289 13	10640	INC	DE	BUMP COUNT
Ø2BA C39DØ2	10660	JР	FREQ12	GO IF NOT DONE
	10670 FREQ14			COUNT TO HL
02BE DD21070		ĹĎ	IX,LEDBUF-1	
Ø2C2 CD15ØØ		CALL	BINBCD	CONVERT AND DISPLAY
02C5 CD0C00		CALL	KEYSCN	TEST KEY PUSH
02CB 2BAB	10710	JR	Z,FREQ10	CONTINUE IF NONE
02CA C32C02	10770	JP	FREQ90	KEY PUSH
02CD 3E10	10721 FREQ1A	UT.	A, 10H	ROW 4 ADDRESS
02CF DB02	10721 FREGIA	IN	A, (2)	GET INPUT
0207 DB02 02D1 E601	10722 10723	AND		
02D1 E801 02D3 281D	10723		1 Z,FREQ1D	TEST ENTER KEY
		JR	Z + FREQID	GO IF KEY PUSH
-	10730	IN	A1 (2)	GET INPUT
Ø2D7 AØ	10740	AND	D	:TEST INPUT :GO IF ZERO INPUT
Ø2D8 CACDØ2		JP	Z,FREQ1A	
02DB CD2803	10760		DEB	; DEBOUNCE
02DE 3E10	10761 FREQ1B 10762	LD	A+10H	; ROW 4 ALDDRESS
0 2E0 DB02	10762		A, 10H A, (2)	AGE I TIMEAL
02E2 E601		AND	1	TEST ENTER KEY
Ø2E4 28ØC	10764	JR	Z,FREQ1D	GO IF KEY PUSH
Ø2E6 DBØ2	10770	IN	A ₁ (2)	GET INPUT
	10780	AND		;TEST INPUT
Ø2E9 C2DEØ2		JP	NZ:FREQ1B	GO IF ONE INPUT
Ø2EC CD28Ø3	10800	CALL	DEB	; DEBOUNCE
Ø2EF 13	10810	INC	DE	BUMP COUNT
Ø2FØ 18DB	10820	JR	FREQ1A	CONTINE
Ø2F2 EB	10860 FREQ1D	EX	DE, HL	COUNT TO HL
Ø2F3 DD21Ø7Ø	3 10/870	LD	IX,LEDBUF-1	;LED BUFFER
Ø2F7 CD15ØØ	10880	CALL	BINBCD	CONVERT AND DISPLAY
Ø2FA 21E8Ø3	10890	LD	HL., 1000	;1 SECOND
Ø2FD CD18ØØ	10900	CALL	DELAY	; DELAY
0300 CD0C00	10910 FREQ1C	CALL	KEYSCN	TEST NEXT KEY PUSH
0303 28FB	10920	JR	Z,FREQ1C	;LOOP IF NONE
0305 C32C02	10930	JP	FREQ9Ø	GO FOR NEXT COMMAND
	10960 ;			
	10970 ;FREQ2	Ø. DEFINE	DEBOUNCE.	
	10980 ;			
0308 3A2308	10981 FREQ20	LD	A ₂ (NOCHR)	GET # OF CHARS
030B FE02	10782	CP	2	TEST #
030D FA5402	10983	JP	M, FREQØA	GO IF INVALID
0310 DD21140		LD	IX, INBUF+1	BYPASS "2"
Ø314 3A23Ø8	11000	LD	A; (NOCHR)	GET # INPUT CHARS
0317 47	11010	LD	B, A	TRANSFER TO B
Ø317 47 Ø318 Ø5	11020	DEC	B, A B	; ADJUST FOR "2"
Ø319 CD1200	11030	CALL	BCDBIN	; CONVERT
,	*****	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~		7 WW(14 A PM) / 1

Ø31C Ø31D	,	11031 11032		LD		A+H		GET MSB
	C254Ø2	11032		OR		Α		TEST
0321		11033		JP		NZ, FREQØA		;GO IF GT 255 MS
	322408	11034		LD LD		A,L		GET DEBOUNCE VALUE
	C32C02	11050		JP .		(DEBNC),A		STORE DEBOUNCE DLY
0	002002	11051		JP		FREQ9Ø		GO FOR NEW FUNCTION
			; DEBOUN	ce cup	nai	IT TAIT		
		11052		CE SUB	RO	DITME		
0328	3A24Ø8	11054	•	LD		A. (DEBNC)		GET DEBOUNCE DELAY
Ø32B		11055	ar L. L.	OR		A		TEST FOR Ø
Ø32C	CB	11056		RET		Z		GO IF NO DEBOUNCE
Ø32D		11057		LD		Ĺ, A		NOW IN L
Ø32E		11058		LD		H, Ø		NOW IN HL
0330	D5	11059		PUSH		DE		SAVE COUNT
0331	CD1800	11060		CALL		DELAY		DELAY
Ø334	D1	11061		POP		DE		RESTORE COUNT
0335	210208	11062		LD		HL, MINS		RESTORE ADDRESS
0338		11063		LD		B,80H		RESTORE MASK
Ø33A	C9	11064		RET				RETURN
		11065	-					
		11070	;PERIOD	TABLE				
		11080	-					
Ø33B			PTABLE	DEFW		15194		#0=10THS OF SECONDS
Ø33D		11100		DEFW		15104		;1=SECONDS
Ø33F		11110		DEFW		0		;2=MINUTES
0341	0000	11120		DEFW		0		:3=MANUAL
		11130	•					
	•		DATA AF	REA				
		11150	•					
Ø343 Ø343	CA CA		PDATA	EQU		\$		START OF PROGRAM RAI
		11170		DEFB		0		;(DEBNC)
Ø344 Ø346		11180		DEFW		0		(PERIOD)
R940	202	11190	* 26.26.26.26.26.26.2	DEFB	ΛE.	O LOCATIONS TO	0 DE	;(MFLG) PROGRAMMED*****
0004		11210	PDATAS	EQU	Vr	\$-PDATA	OBE	
0824			DEBNC	EQU		PROGR		;SIZE ;LOCATION OF (DEBNC)
Ø825			PERIOD	EQU		DEBNC+1		;LOCATION OF (PERIOD)
0827		11240		EQU		PERIOD+2		;LOCATION OF (PERIOD)
0000		11250	r rr has had	END		1 Linux VD 7 Z		SCOOMITON OF (FIELD)
	TOTAL E			had The				

Fig. 17-5 cont'd. Frequency Counter/Tachometer program listing.

The FREQ20 routine processes the debounce time by storing it into variable DEBNC.

The FREQ10 routine controls the actual counting. First, the HUNDS and SECS variables of the real-time clock are initialized with the value from PTABLE. Then the input line IN1 is checked. Every time it changes from 0 to 1 and from 1 to 0, the frequency count is incremented by 1. After any change a delay is performed based on the value of DEBNC. The MINS count is checked for 1 if the mode is nonmanual. If the MINS count is not 0, then the interval is not over and a new check is made of IN1. If the MINS count = 1 (or if a key has been pressed in manual mode), the accumulated count is displayed on the LED display. After the display the counting interval is again entered for nonmanual operation; if manual operation

is taking place, another key push restarts keyboard entry.

The accuracy of the counter is dependent primarily upon the proper setting of the NMI interrupt frequency. This must be adjusted accurately to give 100 cycles per second (100 hertz) for accurate frequency counting (see Chapter 9).

No "outflow" indication is provided and the shortest interval (1/10 second) should be used initially on unknown frequencies to determine the appropriate interval. Counts above 50,000 pulses per minute (833 per second or 8.3 per 1/10 second) will become increasingly inaccurate as the input frequency rises. Counts below 50,000 per second are accurate to within ±1 count, assuming perfect NMI adjustment.

Timer

This chapter describes the Timer application of the EZ-80. Unlike a mechanical clock timer this Timer allows a cycle of from 2 minutes to 100 days. Up to six outputs can be controlled with the Timer, which controls external devices using output lines OUT1-OUT6. Eighteen different "events" at eighteen different times within the cycle may be programmed. Reprogramming may be done at any time. To turn on line 6 at day 23, hour 5, and minute 23 and to turn it off at day 23, hour 5, and minute 24, for example, the following commands would be entered:

00123052301 00223052400 3




Fig. 18-1. Timer memory mapping.

Controlling any combination of the six outputs is just about as simple. The external devices controlled may be sprinkler valves, solenoids, or even electrical appliances, provided the proper interface is present.

OPERATING INSTRUCTIONS

The Timer is programmed into EPROM starting at 220H as shown in Fig. 18-1. The Timer uses most of the 512 bytes available for program storage in EPROM and other programs cannot be programmed in EPROM in the 2758 version of the Timer. Set EPROM locations 1 and 2 to 20H and 2 respectively.

The Timer has four commands (see Table 18-1). Command "0" is of the form "0nnDDHHMMmm." Here "nn" is the number 00 to 17 and represents all of 18 event definitions that can be programmed. Each set of events must have a different nn number. DD, HH, MM are days, hours, and minutes; each event number must be two decimal digits such as 12. DD may be 00 to 99, HH is 00 to 23, and MM is 00 to 59. The mm characters are a two-digit value representing the state of the six output lines OUT1-OUT6, as shown in Fig. 18-2. In programming a sequence of events the numbers of the events need not be consecutive in

Table 18-1. Timer Commands

Command	Description
0nnDDHHMMmmE	Set event nn (00-17) at day = DD, hour = HH, minute = MM, and output mm (00-63 or binary 000000-111111), If nn = 00, define cycle.
1nnE	Display event number nn (00-17) on LED display in days, hours, minutes, and output value.
2nnE	Kill (delete) event nn (00-17).
3E	Start timing from $DD = 0$, $HH = 0$,
	MM = 0, with a cycle defined by
	event number 0 and output as specified by time table. E = "ENTER"

time. Fig. 18-3 shows a sequence of four events. Lines 1 and 4 are turned on at day 1, hour 12, minute 23, and turned off at day 1, hour 12, minute 53. Lines 2 and 5 are turned on at day 1, hour 12, minute 30 and off at day 1, hour 13, minute 0. Note that if a line is on (or off), it must retain that state if another event occurs during the time it is active, as shown in the figure.

If a "0" command with event 00 is specified, the cycle time is defined. "000010000" defines a cycle time of one day, "000070000" defines a cycle time of one week, and "000001200" defines a cycle time of twelve hours, for example. At the end of a cycle, the program starts counting again from 0 after outputting value mm.




Fig. 18-2. Timer output coding.

Command "1nn" reads the state of even number nn and displays it on the display as DD, pause, HH, pause, MM, pause, and mm. As unused even numbers are filled with a -1 value, they will display "255." This command allows the user to verify the events or cycle that have been programmed.

Command "2nn" kills (deletes) the nn event program by filling with all ones.

Command "3" starts the timer from 0 and repeats the cycles programmed. The program continuously tests the real-time-clock value and compares it with all entries in the time table. If the "DDHHMM" entry in the time table is the same as the real-time HHMMSS value, the event definition mm is output to lines OUT1-OUT6. A delay of one second is then performed and another set of comparisons is done. Comparisons and outputs are done over the entire cycle. At the end of the cycle the real-time-clock values are reset and the cycle repeats.

Note that for any given minute more than one set of events can be defined but it is most efficient to incorporate actions for all 6 lines in one entry.




Fig. 18-3. Typical event sequence.

APPLICATIONS HARDWARE

The outputs of OUT1-OUT6 can be used to close relays or other devices, as shown in Figs. 10-5 and 10-6. Isolate any high-voltage devices properly from the EZ-80 circuits.

THEORY OF OPERATION

The EZ-80 Timer program (see Fig. 18-4) is made up of six parts: initialization, four processing routines for the commands, and a set of subroutines. The initialization moves the time table (TTABLE) from EPROM to program RAM. The time table contains space for 18 entries of four bytes each, for a total of 72 bytes. The initial value for all is a -1, or "unused." After initialization, a JP is made to BRANCH to get the next command.

The three subroutines are primarily to save space in EPROM. FINDN gets the "nn" value from a command string, converts it to a binary value, and then points IX to the proper TTABLE location. CONPUS converts two characters from the command string (DD, HH, MM, or mm) to binary. SEARCH searches the TTABLE for a value of DD, HH, or MM.

TIME00 sets the event in the TTABLE. Subroutine CONPUS is CALLed to get binary values for DD, HH, MM, and mm. Subroutine FINDN finds the location of nn. The four binary values are then put in the entry at byte 0, byte 1, byte 2, and byte 3, respectively.

```
MMM99 *LIST OFF
              09999 *LIST ON
                                        **************
              10000 ;*****
              10010
                                        TIMER
                                        00-06
              10020 ;
              10030 ;****************************
              10040 ;
                                      220H
                                                       SNEXT EPROM AREA
                             ORG
0220
              10050
                                                       START OF TIMER
               10060 TIMER
                             EQU
0220
                                      SP,880H
                                                       ; INITIALIZE STACK
                             LD
0220 318008
               10070
                                      HL, PDATA
                                                       START OF RAM DATA
                             LD
0223 217603
               10080
                                                       SIZE OF DATA
                                      BC, PDATAS
                             LD
0226 014800
               10090
                                                       ; INITIALIZE
0229 CD0300
               10100
                             CALL
                                      INIT
0220 210000
                                      HL,0
                                                       3 ZERO HL
               10110 TIME90
                             I D
022F AF
                             XOR
                                                       ; ZERO A
               10111
                                                       RESET LINES
0230 D301
               10112
                             OUT
                                      (1),A
                                      (LEDBUF), HL
                                                       ; ZERO MS DISPLAY
0232 220808
               10120
                             LD
                             LD
                                      (LEDBUF+2), HL
                                                       ; ZERO LS DISPLAY
Ø235 22ØAØB
               10130
0238 214102
                                      HL, TIMET
                                                       FUNCTION TABLE ADDRESS
               10140
                             LD
023B 110301
               10150
                             LD
                                      DE,0103H
                                                       ;1=MINIMUM, Ø-3 VALID
                                                       BRANCH OUT
                              JP
                                      BRANCH
023E C31E00
               10160
               10170 TIMET
                                      TIME00
                                                       #0=SET EVENT
0241 180A
                             JR
                              JR
                                      TIME10
                                                        ;1=READ EVENT
0243 1842
               10180
                                                        ;2=KILL EVENT
0245 1803
               10190
                              JR
                                      TIME2A
                                                        ;3=START(MUST BE LAST)
                              JP
Ø247 C3DAØ2
               10200
                                      TIME30
                             JP
                                      TIME20
                                                        $LINK
Ø24A C3C7Ø2
               10201 TIME2A
               10210 ;
               10220 ;TIME00.SET EVENT IN TTABLE.
               10230 ;
                                                        GET NO CHARS INPUT
024D 3A2308
               10231 TIME00
                             L.D
                                      A; (NOCHR)
                                                        TEST FOR PROPER #
                              CP
                                      11
0250 FE0B
               10232
                                                        ;GO IF NOT CORRECT
0252 C24403
                                      NZ + CON11
               10233
                              JP
                              CALL
                                      FINDN
                                                        FIND LOCATION
0255 CD1A03
               10240
                                                        TRANSFER TO IY
Ø258 DDE5
               10244
                              PUSH
                                      ΙX
               10248
                              POP
                                      IY
025A FDE1
                                      IX, INBUF+3
                                                        START OF DAYS
025C DD211608 10252
                             L.D
                                                        LIMIT OF 99 DAYS
                                      DE,100
0260 116400
               10256
                              LD
                                      CONPUS
                                                        FIND DAYS
                              CALL
0263 CD3603
               10260
                                      (IY),L
                                                        ;STORE
Ø266 FD75ØØ
                              LD
               10264
                                                        ;LIMIT OF 24 HOURS
0269 111800
                              LD
                                      DE: 24
               10268
                                                        ;FIND HOURS
                                      CONPUS
026C CD3603
               10272
                              CALL
026F FD7501
                                       (IY+1),L
                                                        STORE
               10276
                              LD
                                                        ;LIMIT OF 59 MINUTES
0272 113000
                              L.D
                                      DE, 60
               10280
                                      CONPUS
                                                        FIND MINUTES
Ø275 CD36@3
               10284
                              CALL
                                       (IY+2),L
                                                        *STORE
                              LD
Ø278 FD75Ø2
               10288
                                                        FLIMIT OF 63 VALUE
                                      DE, 64
027B 114000
               10292
                              CALL
                                       CONPUS
                                                        FIND VALUE
Ø27E CD36Ø3
               10296
0281 FD7503
               10300
                              LD
                                       (IY+3),L
                                                        STORE
                                                        RETURN FOR NEXT CMND
Ø284 C32CØ2
                              JP
                                      TIME90
               10420
               10430 ;
               10440 ;TIME10.DISPLAY EVENT TABLE ENTRY.
               10450 ;
                                                        GET NO CHARS INPUT
Ø287 3A23Ø8
                                      As (NOCHR)
               10451 TIME10
                              LD
                                                        TEST FOR 3
028A FE03
               10452
                              CP
                                       3
                                                        ;GO IF NOT CORRECT
Ø28C C244Ø3
               10453
                              JP
                                      NZ, CON11
028F CD1A03
                              CALL
                                      FINDN
                                                        FPOINT TO ENTRY
               10460
0292 0E04
               10470
                              LD
                                       C, 4
                                                        FOR DISPLAY OF VALUES
                                       IX
                                                        ;ADJUST FOR LOOP
0294 DD2B
               10480
                              DEC
                                                        SAVE LOCATION
Ø296 DDE5
               10490
                              PUSH
                                       IΧ
                                                        FOR DISPLAY
                                       IX, LEDBUF-1
0298 DD210708 10500 TIME11
                              LD
                                                        GET LOCATION
029C FDE1
               10510
                              POP
                                       ΙY
                                                        BUMP BY ONE
029E FD23
               10520
                              INC
                                       ΙY
```

Fig. 18-4. Timer program listing.

02A0 FDE5	10530	PUSH	ΙY	\$SAVE
02A2 210000	10540	LD	HL , Ø	ZERO HL
02A5 220808	10550	LD	(LEDBUF), HL	ZERO MS DISPLAY
02AB 220A08	10550	LD	(LEDBUF+2), HL	ZERO NS DISPLAY
02AB FD6E00	10570	L.D		
02AE 2600	10580		L, (IY)	GET VALUE FOR L
		LD	H • Ø	NOW IN HL
02B0 CD1500	10590	CALL	BINECD	DISPLAY
02B3 3E05	10591	L.D	A,5	CONSTANT
02B5 91	10592	SUB	C	GET 5-B=# OF VARIABLE
0286 320808	10593	LD	(LEDBUF),A	DISPLAY AT LEFT
0289 21F401	10600	LD	HL:500	11/2 SECOND CONSTANT
02BC CD1800	10610	CALL	DELAY	DELAY TO READ DISPLAY
Ø2BF ØD	10620	DEC	С	DECREMENT COUNT
02C0 20D6	10630	JR	NZ,TIME11	GO IF NOT END
Ø2C2 FDE1	10640	POP	IY	FRESET STACK
0 204 032 00 2	10650	JР	TIME9Ø	GO FOR NEXT CMND
	10660 ;			
	10670 ;TIME20	KILL EV	JENT NN.	
	10680 ;			
02C7 3A2308	10681 TIME20	L.D	A, (NOCHR)	GET NO CHARS INPUT
0 2CA FE 0 3	10682	CP	3	TEST FOR 3
02CC C24403	10683	JP	NZ, CON11	
02CF CD1A03	10690	CALL		GO IF NOT CORRECT
02D2 3EFF			FINDN	POINT TO ENTRY
02D4 DD7700	10700	LD	A, ØFFH	DUMMY FOR NO MATCH
02D4 DD7700 02D7 C32C02	10710	LD	(IX),A	RESET DAYS
62D7 C32C62	10720	JP	TIME90	RETURN FOR NEXT CMND
	10730 ;			
	10/40 ; IIME.30	START T	TIMER AND PROCESS	•
DODA AF	10750 ;		_	
02DA AF	10760 TIME30	XOR	A	50 TO A
02DB 320408	10770	LD	(HUNDS), A	; ZERO 100THS
02DE 320308	10780	LD	(SECS),A	;ZERO SECS
02E1 320208	10790	LD	(MINS),A	;ZERO MINS
Ø2E4 32Ø1Ø8	10800	L.D	(HOURS) + A	;ZERO HOURS
02E7 320008	10810	LD	(DAYS),A	; ZERO DAYS
02EA CD0C00	10811 TIME31	CALL	KEYSCN	TEST KEY
02ED C22C02	10812	JP	NZ,TIME9Ø	GO IF KEY
02F0 2600	10820	LD	H • Ø	;Ø TO MSB
02F2 3A0308	10824	LD	A, (SECS)	GET CURRENT SECS
02F5 6F	10828	LD	L + A	NOW IN HL.
02F6 DD210708		LD	IX,LEDBUF-1	POINT TO LED BUFFER
02FA CD1500	10836	CALL	BINBCD	DISPLAY RUNNING
02FD CD4A03	10920	CALL	SEARCH	SEARCH TABLE
0300 20E8	10930	JR	NZ,TIME31	GO IF NOT FOUND
	10940 ;ENTRY	FOUND HE	ERE.	
0302 DDE5	10942	PUSH	IX	SAVE ADDRESS
0304 E1	10943	POP	HL.	FOR COMPARE
0305 012408	10950	LD	BC:TTABLE	;TABLE ADDRESS
030 8 87	10960	OR	Α	CLEAR CARRY
0309 ED42	10970	SBC	HL,BC	TEST FOR OTH ENTRY
030B DD7E03	10990	LD	A, (IX+3)	GET CONFIGURATION
030E D301	11000	OUT	(1),A	;OUTPUT TO OUT1-OUT6
03 10 2808	11001	JR	Z,TIME3Ø	START NEXT CYCLE
0312 21E803	11010	LD	HL. 1000	; DELAY
0315 CD1800	11020	CALL	DELAY	ONE SECOND
Ø318 18DØ	11030	JR	TIME31	GO FOR NEXT TEST
	11040 ;			
•		TINE TO	FIND NEXT ENTRY	LOCATION.
	11060 ;	.		
031A DD211408	11070 FINDN	LD	IX: INBUF+1	POINT TO NN
031E 060 2	11080	LD	B,2	12 CHARACTERS
0320 111200	11090	L.D	DE:18	LIMIT OF 17
				·

0707	CD4 000	11100		CALL	nona IN	; CONVERT TO BINARY
	CD1200 D23E03	11100		CALL JP	BCDBIN NC, CON1Ø	GO IF INVALID
0320		11110		PUSH	HL	TRANSFER TO IX
0324 032A		11130		POP	IX	FIRMMORER TO IX
	DD29	11140		ADD	IX, IX	;N*2
	DD27	11150		ADD	IX, IX	1N*4
	012408	11160		LD	BC, TTABLE	;ADDRESS OF TIME TABLE
0333		11170		ADD	IX,BC	POINT TO ENTRY
0335		11180		RET	1,4,50	RETURN
KIGGA	₩7	11190		rvm i		7 IX I OKI4
				TINE TO	CONUEDT O CUADO	TO BINARY & PUSH.
		11210		TIME TO	CONVERT 2 CHARS	IO DINARY & FOOM.
0774	0602		CONPUS	L.D	8,2	12 CHARACTERS
	CD1200	11230	CONFUS	CALL	BCDBIN	CONVERT
Ø33B		11240		JR	NC, CON1Ø	GO IF INVALID
Ø33D		11260	001110	RET		RETURN
Ø33E			CON10	POP	HL	RESET STACK
	3EFF	11271		LD	A-ØFFH	;-1
	FD7700	11272		LD	(IY),A	RESET ENTRY
	CD1BØØ		CON11	CALL	BLINK	;INVALID-BLINK
0347	C32CØ2	11290		JP	TIME9Ø	GET NEXT CMND
		11300				
		11310	SUBROU	TINE TO	SEARCH TABLE FOR	MATCH.
		11320	•			
Ø34A	DD212408	11330	SEARCH	LD	IX,TTABLE	START OF TABLE
034E	110400	11350		L.D	DE • 4	;4 BYTES PER ENTRY
0351	0612	11360		LD	B, 18	:18 ENTRIES
0353	3AØ4Ø8		SEAR10	LD	A, (HUNDS)	GET 1/100THS
	FE63	11362		CP	99	TEST FOR PENDING CHANGE
	28F9	11363		ĴR	Z,SEAR1Ø	WAIT 'TIL QUIET
	3AØ2Ø8	11364		LD	A, (MINS)	CURRENT MINUTES
	DDBEØ2	11365		CP	(IX+2)	COMPARE TO TABLE
0360		11366		JR	NZ, SEAR11	GO IF NO MATCH
	3AØ1Ø8	11367		LD	A, (HOURS)	CURRENT HOURS
	DDBEØ1	11368		CP	(IX+1)	COMPARE TO TABLE
	2007	11369		JR	NZ, SEAR11	GO IF NO MATCH
	3AØØØ8	11370		L.D	A, (DAYS)	CURRENT DAYS
	DDBEØØ	11371		CP	(IX+Ø)	COMPARE TO TABLE
0370		11372		RET	Z	RETURN IF MATCH
	DD19		SEAR11	ADD	IX, DE	POINT TO NEXT ENTRY
	10DE	11400		DJNZ	SEAR10	GO IF NOT 18TH
0375	C9	11410		RET		18TH-RETURN
		11420	5			
			; DATA			
		11440	5			
0376		11450	PDATA	EQU	\$	START OF PROGRAM RAM
0376	FFFF	11460		DEFW	-1	(TTABLE)
Ø378	FFFF	11470		DEFW	-1	
	FFFF	11480		DEFW	-1	
Ø37 C	FFFF	11490		DEFW	-1	
	FFFF	11500		DEFW	-1	
	FFFF	11510		DEFW	1	
	FFFF	11520		DEFW	1	
0382		11530		DEFW	-1	
				DEFW	i	
0384	FFFF			T/L: W		
0384 0386	FFFF	11540				
Ø384 Ø386 Ø388	FFFF FFFF	1154Ø 1155Ø		DEFW	1	
Ø384 Ø386 Ø388 Ø38A	FFFF FFFF FFFF	11540 11550 11560		DEFW DEFW	1 1	
Ø384 Ø386 Ø388 Ø38A Ø38C	FFFF FFFF FFFF	11540 11550 11560 11570		DEFW DEFW DEFW	-1 -1 -1	
0384 0386 0388 038A 038C 038E	FFFF FFFF FFFF FFFF	11540 11550 11560 11570 11580		DEFW DEFW DEFW	-1 -1 -1 -1	
0384 0386 0388 038A 038C 038E 0390	FFFF FFFF FFFF FFFF FFFF	11540 11550 11560 11570 11580 11590		DEFW DEFW DEFW DEFW DEFW	-1 -1 -1 -1 -1	
0384 0386 0388 038A 038C 038E 0390 0392	FFFF FFFF FFFF FFFF	11540 11550 11560 11570 11580		DEFW DEFW DEFW	-1 -1 -1 -1	




Fig. 18-4 cont'd. Timer program listing.




Fig. 18-5. Timer TTABLE.

TIME10 reverses the process by finding the location of a specified entry number (FINDN) and displaying the DD, HH, MM, and mm of the entry.

TIME20 finds the location of a specified entry number and "kills" it by filling the entry with all ones.

TIME30 starts the Timer by zeroing the real-time-clock values. It then loops continuously and scans the Time table entries (TTABLE), comparing them with the real-time-clock DDHHMM values. If a match is found, the mm value for the entry is output to OUT1-OUT6, and the program delays 1 second before reentering the scanning loop.

The only variable in TIME is the time table TTABLE. It is made up of 18 entries as shown in Fig. 18-5.

The accuracy of the Timer is dependent on the adjustment of the \overline{NMI} signal. By using the technique described in Chapter 9 it is possible to "fine tune" the real-time clock to excellent accuracy for timing applications.

Music Synthesizer

This chapter describes a Music Synthesizer application of the EZ-80. We have seen in previous chapters how audio could be generated by toggling one output line between 1 and 0 at a constant rate. Such an implementation, however, produces only a constant tone at constant volume. The Music Synthesizer described here has the capability of producing four octaves of frequencies from high C down to lowest C or approximately 65 to 956 hertz in 12 steps per octave (C, C‡, D, D‡, E, F, F‡, G, G‡, A, A‡, and B). Notes may be ½6, ½, ¼, ½, or whole notes, or even dotted values (half again as long). Quarter and half rests are also implemented.

Other parameters that may be varied are tempo, loudness, and envelope. Tempo, of course, is the speed of the music, and may be set at 80, 110, or 130 beats per minute. Loudness may be set to soft, medium, or loud at any time. The envelope of the note may also be varied according to four patterns, as shown in Fig. 19-1. The "Normal" envelope is a note of constant volume as determined by the current "loudness" setting. The "Stacatto" envelope is a note of short duration. The "Triangle Down" envelope produces a "pinging" or harpsichordlike sound. The "Triangle Up" envelope produces the reverse type of sound. The ability to vary the loudness and envelope is the thing that sets the Music Synthesizer application apart from simple tone generators.

Another feature of the Synthesizer is the ability to repeat any section of the song as many times as required. The "song" is made up of four bits, or nibbles (nibls). An example of a typical song is the sequence 13, 2, 12, 12, 0, 0, 2, 4, 0, 4, 2, 13, 1, 7, 13, 2, 0, 0, 2, 4, 12, 8, 0, 12, 10, 13, 1, 11, 15, which plays part of Yankee Doodle. By introducing "repeat" codes, the song may be repeated five times 14, 5 (sequence) 14, 0. The repeats may be put anywhere within the song.

An "editor" allows songs to be entered into RAM or to be displayed one nibl at a time. Songs may be entered into RAM, but may also be burned into

EPROM if the user desires. This application is somewhat longer than the typical EZ-80 application and requires a 2716 EPROM. The area available for user songs in EPROM is about 750 bytes. Each byte holds about 1½ notes, permitting about 1100 notes in EPROM or 100 notes in RAM, not counting repeats. Songs may be "debugged" in RAM and then coded into EPROM if the user desires.

OPERATING INSTRUCTIONS

The codes for the Music Synthesizer are shown in Chart 19-1. Each code consists of one or two 4-bit nibls. A note is defined by one nibl, but the duration of a note is defined by two nibls, a "12" plus a code for the duration (whole, ½, etc.). Once the duration has been defined, every note will be of that duration until the duration is redefined. For example, 12, 12, 0, 2, 12, 14, 0, 2 represents ¼ duration (12, 12), a ¼C, a ¼D, ½ duration (12, 14), a ½C, and ½D.

The octave is set by a "13" code. (13,0) sets the lowest octave, (13,1) the next highest, (13,2) the middle C octave, and (13,3) the high C octave. As




Fig. 19-1. Music Synthesizer envelopes.

Chart 19-1. Music Synthesizer Codes

Notes		Envelope	
C	0	Normal	13,4
C#	1	Staccatto	13,5
D	2	Triangle Up	13,6
D#	3	Triangle Down	13,7
E	4	Tempo	
F	5	80 beats/minute	13,8
F#	6	110 beats/minute	13.9
G	7	130 beats/minute	13,10
G#	8	Loudness	•
A	9	Soft	13,11
A#	10	Medium	13,12
В	11	Loud	13,13
Note Durati	on	Rests	.,
Whole	12,0	1/4	13,14
1/2•	12,4	1/2	13,15
1/2	12,8	Repeat	
1/4•	12,10	Repeat n times	14.n
1/4	12,12	End repeat	14,0
1/8•	12,13	End Song	15
1/8	12,14	•	
1/16	12,15		
Octaves			
0 (low)	13,0		
1	13,1		
2	13,2		
3 (high)	13,3		

in the case of duration, the octave is in force until redefined.

The envelope is set by a "13" code with a 4-7 argument. (13,4), (13,5), (13,6), and (13,7) set "Normal," "Staccatto," "Triangle Up," and "Triangle Down" envelopes. The envelope is modified by the current "loudness" setting to generate one of 12 envelopes.

Tempo is set by a "13" code with an 8-10 argument that sets 80, 110, or 130 beats per minute, respectively.

Table 19-1. Music Synthesizer Commands

Command	Description
0E	Play music starting at current location defined.
1nnE	Set data nn (0-15) into current nibl de- fined by location counter. Increment location counter by one after store of data.
2E	Display nibl at current location. In- crement location counter by one after access. Keep display until next key push. Entering an "ENTER" will dis- play next nibl.
3nnnnE	Set nibl location counter to the byte defined by the quotient of (nnnn/2) and the nibl defined by the remainder of (nnnn/2), nnnn may be 0-4351 (byte 0 nibl 0 to byte 87F nibl 1). E = "ENTER"





Fig. 19-2. Music Synthesizer memory mapping.



NOTE: ALL RESISTORS 1/8W OR GREATER

Fig. 19-3. Music Synthesizer output.




Fig. 19-4. Music Synthesizer loudness control.

```
00099 *LIST OFF
              09999 *LIST ON
                    100000
               10010
                                   MUSIC SYNTHESIZOR
                                         00-04
               10020
               10030 ;******************************
               10040 ;
                                                        SNEXT EPROM AREA
                             ORG
                                      220H
0220
               10050
                                                        START OF MUSIC SYNTH
               10060 MUSC
                             FOU
0220
                                      45
                                      SP:880H
0220 318008
               10070
                             LD
                                                        ; INITIALIZE STACK
                                                        START OF RAM DATA
                                      HL, PDATA
0223 212605
               10080
                             LD
                                                        SIZE OF DATA
               10090
                                      BC, PDATAS
0226 011100
                             LD
Ø229 CDØ3ØØ
               10100
                              CALL
                                      INIT
                                                        ; INITIALIZE
0220
    210000
               10110 MUSC90
                             L.D
                                      HL , 0
                                                        ; ZERO HL
                                                        ; ZERO LEFT DIGITS
                                      (LEDBUF), HL
Ø22F 22Ø8Ø8
               10120
                             LD
                                                        ; ZERO RIGHT DIGITS
Ø232 22ØAØ8
               10130
                             LD
                                      (LEDBUF+2), HL
Ø235 213EØ2
               10140
                             LD
                                      HL, MUSCT
                                                        FUNCTION TABLE ADDR
                                                        ; Ø=MINIMUM; Ø-3 VALID
0238 110300
               10150
                             LD
                                      DE,0003H
                                                        BRANCH OUT
023B C31E00
               10160
                              JP
                                      BRANCH
                                                        ; Ø=PLAY MUSIC
               10170 MUSCT
                                      MUSC00
Ø23E 18ØD
                              JR
                                                        ;1=SET DATA
0240 1805
               10180
                              JR
                                      MUSCB1
0242 1806
                                                        :2=DISPLAY DATA
               10190
                              J.R
                                      MUSCR2
                              JP
                                                        #3=SET LOCK COUNTER
                                      MUSCIA
Ø244 C3EØØ3
               10200
               10210 MUSCB1
                              JP
                                      MUSC10
Ø247 C367Ø3
                                      MUSC2Ø
Ø24A C3BØØ3
               10220 MUSCB2
                              JP
               10230
               10240 ; MUSCOO. PLAY MUSIC
               10250 ;
Ø24D
               10260 MUSC00
                              FOU
                                                        GET 4 BITS
                                      HALF
Ø24D CDØ9Ø4
               10270 MUSC02
                              CALL
                                                        GO IF NOT NOTE
0250 F2A902
               10280
                              JP
                                      P+MUSCØ6
                                                        SAVE NOTE
Ø253 F5
               10290
                              PUSH
                                       AF
                                                        FREQ TABLE ADDRESS
                                       IX, FREQT
Ø254 DD217EØ4 1Ø3ØØ
                              LD
                                                        GET FREQUENCY
                              CALL
                                       GETDSP
Ø258 CD2AØ4
               10310
                                                        #GET OCTAVE #
025B 3A2E08
               10320
                              L.D
                                       A<sub>1</sub> (OCT)
                                                        TRANSFER TO B
Ø25E 47
                              ID
                                       B.A
               10330
Ø25F CD38Ø4
                              CALL
                                       SHIFT
                                                        SHIFT RIGHT
               10340
                                                        SAVE FREQ FOR PLAY
0262 223208
               10350
                              LD
                                       (FREQ), HL
                                                        RESTORE NOTE
0265 F1
                              POP
                                       AF
               10360
Ø266 DD2196Ø4
                              LD
                                       IX, DURT
                                                        DURATION TAB ADDR
              10370
                                                        GET DURATION
                              CALL
                                       GETDSP
026A CD2A04
               10380
                                                        SAVE RESULT
Ø26D E5
               10/420
                              PUSH
                                      HL
                                       B, 4
                                                        FOR 1/16TH
Ø26E Ø6Ø4
               10430
                              L.D
                                                        GET 1/16TH
                              CALL
                                       SHIFT
Ø27Ø CD38Ø4
               10440
                                                        ;GET 16/16THS
                              POP
Ø273 D1
               10450
                                       DE
                                       DE, HL
                                                        ;DE=1/16TH, HL=16/16THS
                              EΧ
Ø274 EB
               10460
                                                        GET NOTE DURATION
                              LD
                                       As (NDUR)
Ø275 3A2FØ8
               10470
                                                        TRANSFER TO B
               10480
                              LD
                                       B, A
Ø278 47
Ø279 CD42Ø4
                                                        SUBT DE FROM HL B TIMES
                              CALL
                                       SUBT
               10/490
                                                        SAVE RESULT
Ø27C E5
               10500
                              PUSH
                                       HL.
                                                        ;FOR 1/8
027D 0603
               10510
                              LD
                                       B. 3
                              CALL
                                       SHIFT
                                                        ;GET 1/8
Ø27F CD38Ø4
               10520
Ø282 D1
                              POP
                                                        ;GET 8/8
               10530
                                       DE
                                                        ;DE=1/8;HL=8/8
                              EΧ
                                       DE, HL
               101540
Ø283 EB
0284 JA2808
               10550
                              LD
                                       A, (TEMP)
                                                        GET TEMPO
                              L.D
                                       B,A
                                                        TRANSFER TO B
Ø287 47
               10570
                              INC
                                       В
                                                        ; BUMP CODE
0288 04
               10571
```

Fig. 19-5. Music Synthesizer program listing.

0289 B7 028A 2002 028C 0600 028E CD4204 0291 0603 0293 CD3804 0296 3A2E08 0299 47 029A 3E03	10572 10573 10574 10580 MUSC03 10590	OR JR LD	A NZ:MUSCØ3 B:Ø	;TEST FOR 80 CPM ;GO_IF_MORE
028A 2002 028C 0600 028E CD4204 0291 0603 0293 CD3804 0296 3A2E08 0299 47 029A 3E03	10573 10574 10580 MUSC03	JR	NZ:MUSCØ3	GO IF MORE
028C 0600 028E CD4204 0291 0603 0293 CD3804 0296 3A2E08 0299 47 029A 3E03	10574 10580 MUSC03			
028E CD4204 0291 0603 0293 CD3804 0296 3A2E08 0299 47 029A 3E03	10580 MUSC03	LD .	P.O	
0291 0603 0293 CD3804 0296 3A2E08 0299 47 029A 3E03			E.2.7 N.2	FOR 80 CPM
0293 CD3804 0296 3A2E08 0299 47 029A 3E03	10590	CALL	SUBT	SUBT DE FROM HL 0,2,0R 3
0296 3A2E08 0299 47 029A 3E03		L.D	B,3	FOR 1/8
0299 47 029A 3E03	10600	CAL.L.	SHIFT	;GET 1/B
029A 3E03	10602	L.D	A, (OCT)	GET OCTAVE #
	10604	LD	B, A	TRANSFER TO B
	10606	L.D	A, 3	FOR SUBT
0290 90	10607	SUB	В	;3-0CT#
Ø29D 47	10608	LD	B, A	SETUP FOR SHIFT
029E CD3804	10609	CALL	SHIFT	SHIFT RIGHT
Ø2A1 223ØØ8	10610	LD	(DURA), HL	SAVE FOR PLAY
Ø2A4 CD4BØ4	10620	CALL	NOTE	PLAY NOTE
Ø2A7 18A4	10625	JR	MUSCØØ	; CONTINUE
	10630 ;			
	10640 ;NOT NO	HERE		
Ø2A9 FEØC	10650 ; 10660 MUSC06	e.p.	40	
02A9 FE0C 02AB 2009	10670	CP	12	TEST FOR NOTE DURATION
02AD CD0904		JR	NZ, MUSCØ7	GO IF NOT DURATION
0280 322F08	10680 10690	CALL	HALF	GET ARGUMENT
0280 322F00 0283 C34D02	10700	LD ID	(NDUR) + A	STORE
0286 FE0D	10710 MUSC07	JP CP	MUSCØØ 13	;GO FOR NEXT NOTE ;TEST FOR OCT, ENV, TEMP, LOU
02B8 206C	10720	JR	NZ 3 MUSCA4	;60 IF 14 OR 15
02BA CD0904	10730			· · · · · · · · · · · · · · · · · · ·
02BD FE04	10740	CALL CP	HALF 4	GET ARGUMENT
02BF F2C802	10750	JP	•	TEST FOR OCTAVE
0207 720002 0202 322E08	10760		P,MUSCØ9	GO IF NOT OCTAVE
02C2 322E08		LD	(OCT),A	STORE OCTAVE #
02C8 FE08	10770 10780 MUSC09	JP CP	MUSCØØ 8	GO FOR NEXT NOTE
02CA F2EB02	10790	JP	P, MUSCA1	TEST FOR ENVELOPE
02CD D604	10800	SUB	4	;GO IF NOT ENVELOPE ;ENVELOPE NOW 0-3
02CF 323408	10801	LD	(ENVT),A	SAVE ENVELOPE TYPE
Ø2D2 47	10810 MUSCA0	LD	B,A	SAVE ENVELOPE TYPE
02D3 3A2708	10820	LD	A, (LOUD)	LOUDNESS Ø-2
02D6 07	10830	RLCA	HI (LOOD)	;LOUD*2
02D7 07	10840	RLCA		
02D8 B0	10850	OR	B .	;LOUD*4 ;NOW LL;EE Ø TO 11
Ø2D9 47	10855	LD	B, A	HASH*1
02DA 07	10860	RLCA	B) M	;HASH*2
02DB 07	10870	RLCA		THASH*4
Ø2DC Ø7	10880	RLCA		;HASH*B
Ø2DD 8Ø	10885	ADD	A,B	#HASH*9
02DE 4F	10890	LD	C; A	NOW IN C
02DF 0600	10900	LD	B, Ø	NOW IN BC
02E1 21BA04	10910	LD	HL, ETAB	START OF ENVELOPE TAB
Ø2E4 Ø9	10920	ADD	HL, BC	POINT TO ENVELOPE
02E5 222908	10930	LD	(ENVP) + HL	SAVE FOR OUTPUT
02E8 C34D02	10940	JP	MUSCØØ	GO FOR NEXT NOTE
Ø2EB FEØB	10950 MUSCA1	CP	11	TEST FOR TEMPO
02ED F2F802	10960	JP	P, MUSCA2	GO IF NOT TEMPO
02F0 D608	10965	SUB	8	ADJUST
Ø2F2 3228Ø8	10970	LD	(TEMP),A	STORE TEMPO
	10980	JP	MUSCØØ	GO FOR NEXT NOTE
02F5 C34D02 02F8 FE0E	10990 MUSCA2	CP	14	TEST FOR LOUDNESS
02F5 C34D02	10990 MUSCA2 11000	CP JP	14 P,MUSCA3	;TEST FOR LOUDNESS ;GO IF NOT LOUDNESS

	*** / /**			PM 1 1 PM		ANOU G. O.
Ø2FD		11010		SUB	11	NOW Ø-2
	322708	11020		LD	(LOUD),A	STORE LOUDNESS
	3A34Ø8	11025		LD	A, (ENVT)	GET ENVELOPE TYPE
	C3D2Ø2	11026		JP	MUSCAØ	GO FOR NEW ENVELOPE
0308			MUSCA3	SUB	14	REST ARG NOW 0 OR 1
030A		11050		LD	B, A	SAVE ARG
	3A28Ø8	11060		LD	A, (TEMP)	GET TEMP
030E		11070		RLCA	A - (2)	SHIFT LEFT ONE MERGE REST
030F		11080		ADD	A,B	FIERGE REDI
0310		11085		RLCA		HASH IN C
0311		11090		LD	C, A B, Ø	HASH IN BC
	0600 DD21AE04	11100		L.D L.D	IX, RTABLE	REST TABLE
Ø314 Ø318		111120		ADD	IX, RIABLE	; POINT TO REST ENTRY
	DD9E@@	11130		LD	L, (IX)	GET LS BYTE
	DD6601	11140		LD	H ₂ (IX+1)	GET MS BYTE
	CD1800	11150		CALL	DELAY	DELAY FOR REST
	C34DØ2	11160		JP	MUSCØØ	GO FOR NEXT NOTE
	FEØF		MUSCA4	CP	15	TEST FOR END
	CA2CØ2	11180		JP	Z, MUSC9Ø	GO IF END
	CDØ9Ø4	11190		CALL	HALF	GET ARGUMENT
Ø32E		11200		OR	A	TEST FOR ZERO
Ø 32F	201F	11210		JR	NZ, MUSCA5	GO IF NOT ZERO
0331	3A2DØ8	11220		LD	A; (RPTC)	GET REPEAT COUNT
0334		11230		DEC	A	DECREMENT BY 1
	322DØ8	11240		LD	(RPTC) + A	STORE FOR NEXT
	CA4DØ2	11250		JP	Z, MUSCØØ	GO IF DONE
	2A2BØ8	11260		LD	HL, (RADD)	REPEAT ADDRESS
	CB3C	11270		SRL	Н	SHIFT RIGHT 1
	CB1D	11280		RR	L	
	222408	11290		LD	(PNTR), HL	RESET POINTER
	3E00	11300		LD	A, Ø	50 TO A
	3001	11310		JR	NC, MUSCA6	GO IF ZERO CARRY
0349		11320		INC	A	51 TO A
	322608		MUSCA6	LD	(NIBL),A	STORE NIBL CODE
	C34DØ2	11340	hat 100 00 1 00	JP	MUSC00	GO FOR NEXT NOTE
	322DØ8		MUSCA5	LD	(RPTC),A	STORE REPEAT COUNT
	2A24Ø8	11360		LD	HL, (PNTR)	GET CURRENT PNTR
	3A26Ø8	11370		LD	A, (NIBL)	GET NIBL POINTER
0359		11380		OR	A NAME CAD	TEST FOR Ø
	2007	11390		JR	NZ, MUSCA8	GO IF 1
Ø350		11400		ADD	HL, HL	;ADDR*2
	222808		MUSCA7	LD JP	(RADD);HL MUSCØØ	SAVE FOR REPEAT
	C34DØ2	11430				GO FOR NEXT NOTE
Ø363 Ø364		11450	MUSCAB	INC	HL,HL HL	;ADDR*2 ;NIBL
	∡ა 18F6	11455		JR	MUSCA7	GO TO STORE
ผวตว	1000				MUSCA7 ATION TO SPECIFIE	
		11480	7		.,, ruse to dimorite	
	111000		MUSC10		DE,16	; MAXIMUM
	DD2114Ø8			LD	IX, INBUF+1	START OF DATA
	3A23Ø8	11510		LD	A; (NOCHR)	GET # OF CHARS INPUT
0371		11520		LD	B, A	MOVE TO B
0372		11530		DEC	B	;ADJUST FOR FUNCTION CODE
	CD1200	11540		CALL	BCDBIN	CONVERT
	3806	11550		JR	C, MUSC12	GO IF OK
		11560		CALL	BLINK	;OVER LIMIT-BLINK
Ø37B	C32CØ2	11570		JP	MUSC90	GO FOR NEXT FUNCTION

	DD2A24Ø8	11580	MUSC12	LD	IX, (PNTR)	GET CURRENT LOCATION
	3A26Ø8	11590		LD	A, (NIBL)	GET NIBL POINTER
	EEØ1	11600		XOR	1	;FLIP
	322608	11610		LD	(NIBL),A	STORE FOR NEXT
	DD7EØØ	11620		LD	A, (IX)	GET VALUE
	2811	11630		JR	Z,MUSC13	GO IF SECOND
	E6ØF CB25	11640		AND	ØFH	MASK OUT LS NIBL
	CB25	1165Ø 1166Ø		SLA SLA	Ļ	LEFT JUSTIFY NIBL
	CB25	11670		SLA	Ļ	
	CB25	11680		SLA	L	
0399		11690		OR	L L	*MEDEE NEW TATA
	DD7700	11700		LD	(IX),A	;MERGE NEW DATA ;STORE MERGED RESULT
	C32CØ2	11710		JP	MUSC9Ø	GET NEXT COMMAND
	E6FØ		MUSC13	AND	0F0H	MASK OUT MS NIBL
Ø3A2		11730		OR	L	MERGE NEW DATA
	DD7700	11740		LD	(IX),A	STORE MERGED RESULT
	2A24Ø8	11750		L.D	HL; (PNTR)	GET CURRENT LOCATION
03A9		11760		INC	HL	BUMP BY 1
	222408	11770		L.D	(PNTR), HL	STORE
WSAD	C32CØ2	11780	_	JP	MUSC9Ø	GET NEXT COMMAND
		11790		TO T COPPS A SA	71177777177 1 A. S. A. S	
				DISPLAY	CURRENT LOCATION	N.
WADW	2A24Ø8	11810	# MUSC20	1.5	1.01 / 256 (597 25.5	- An and all
	3A26Ø8	11830	MOSCZØ	LD	HL, (PNTR)	GET CURRENT LOCATION
	EEØ1	11840		LD XOR	A, (NIBL)	GET NIBL POINTER
	322608	11850		LD	(NIBL),A	
Ø388		11860		LD	A, (HL)	STORE FOR NEXT
Ø3 BC	280A	11870		JR	Z,MUSC21	GO IF SECOND
03BE	CB3F	11880		SRL	A	RIGHT JUSTIFY VALUE
	CB3F	11890		SRL	Á	The section of the se
	CB3F	11900		SRL	Α	
	CB3F	11910		SRL	Α	
	1806	11920		JR	MUSC22	GO FOR STORE
	E6 0 F		MUSC21	AND	ØFH	GET NIBL
03CA	23 2224Ø8	11940		INC	HL.	BUMP POINTER
03CE		11950	MIDSS	LD	(PNTR), HL	STORE
	2600		MUSC22	LD	L,A	NOW IN L
	DD210708	11970		LD	H, Ø	NOW IN HL
		11790		LD CALL	IX,LEDBUF-1	LED BUFFER
	CDØCØØ		MUSC25		BINBCD	CONVERT AND DISPLAY
	28FB	12010	· NAME OF STREET	JR	KEYSCN Z,MUSC25	;TEST KEY PUSH ;GO IF NONE
	C32CØ2	12020		JP	MUSC9Ø	GET NEXT COMMAND
		12030	,	0.	1100070	GET NEXT COMMAND
				SET LOC	CATION COUNTER.	
		12050	;		ATTENT COUNTY ENTE	
	110011	12060	MUSC3Ø	LD	DE • 4352	5(RAM+1)*2
	DD211408			LD	IX: INBUF+1	START OF DATA
	3A23Ø8	12080		L.D	As (NOCHR)	GET # OF CHARS INPUT
03EA		12090		LD	B, A	MOVE TO B
Ø3EB		12100		DEC	В	SADJUST FOR FUNCTION C
	CD1200	12110		CALL	BCDBIN	CONVERT
DJEF		12120		JR	C, MUSC31	GO IF OK
	CD1BØØ C32CØ2	12130		CALL	BLINK	OVER LIMIT-BLINK
レンドサ		12140			MUSC9Ø H	#GO FOR NEXT FUNCTION
03F7	<u>ሮ</u> ቢፕሮ	12150		SRL.		FIND BYTE LOCATION

```
BY SHIFT OF HL
Ø3F9 CB1D
               12160
                              RR
                                       (PNTR), HL
                                                        SET PNTR
03FB 222408
               12165
                              LD
                                       A : Ø
                                                        # TO A
               12170
                              LD
03FE 3E00
                                       NC: MUSC32
                                                         :GO IF C=0
0400 3001
0402 30
               12180
                              JR
                                                         $1 TO A
                              INC
               12190
                                                         30 OR 1 TO NIBL
0403 322608
               12200 MUSC32
                              LD
                                       (NIBL),A
                                       MUSC90
                                                         GET NEXT COMMAND
                              JP
Ø4Ø6 C32CØ2
               12210
               12220 ;
               12230 ; HALF. SUBROUTINE TO GET 4 BIT NIBL.
               12240 ;
                                                         GET CURRENT LOC
0409 2A2408
               12250 HALF
                              LD
                                       HL (PNTR)
                                                         GET NIBL POINTER
                                       A, (NIBL)
Ø4ØC 3A26Ø8
               12260
                              LD
                              XOR
040F EE01
               12270
0411 322608
               12280
                              LD
                                       (NIBL),A
                                                         FLIP
                                                         GET BYTE
                                       As (HL)
0414 7E
               12290
                              LD
                                       Z: HALF10
                                                         GO IF 2ND HALF
                              JR
Ø415 28ØA
               12300
                              SRL
Ø417 CB3F
               12310
                                       Α
                              SRL
                                       Δ
Ø419 CB3F
               12320
                                       Α
               12330
                              SRL
041B CB3F
Ø41D CB3F
               12340
                              SRL
                                       Α
041F 1806
               12350
                              JR
                                       HALF20
                                                         ; CONTINUE
                                                         GET 4 BITS
               12360 HALF10
                              AND
                                       ØFH
Ø421 E60F
                                                         BUMP PNTR
               12370
                              INC
                                       HL
0423 23
                                                         ; RESTORE
0424 222408
               12380
                              LD
                                       (PNTR), HL
                                                         TEST FOR NOTE
                              CP
               12390 HALF20
                                       12
0427 FE0C
                                                         ; RETURN
                              RET
Ø429 C9
               12400
               12410 ;
               12420 ;GETDSP.SUBROUTINE TO GET ENTRY FOR 2 BYTE ENTRY TABLE.
               12430 ;
               12440 GETDSP
                              SLA
                                                         ;N*2
                                       Α
Ø42A CB27
                                                         ; NOW IN C
               12450
                              LD
                                       C+A
Ø42C 4F
                                                         NOW IN BC
                                       B . Ø
042D 0600
               12460
                              LD
                                                         POINT TO ENTRY
Ø42F DDØ9
                                       IX,BC
               12470
                              ADD
Ø431 DD6EØØ
                                                         GET LS VALUE
               12480
                              LD
                                       L, (IX)
                                                         GET MS VALUE
                                       H, (IX+1)
Ø434 DD66Ø1
               12490
                              LD
                               RET
                                                         ; RETURN
Ø437 C9
               12500
               12510 ;
               12520 ;SHIFT.SUBROUTINE TO SHIFT HL RIGHT B TIMES.
               12530 ;
                                       A.B
                                                         COUNT TO A
                              LD
0438 78
               12540 SHIFT
                                                         ;TEST FOR ZERO
Ø439 B7
               12550
                               OR
                                        Α
                                                         RETURN IF ZERO
               12560
                               RET
                                        Z
Ø43A C8
Ø43B CB3C
                               SRL
                                       Н
                                                         SET C
               12570 SHIF1
                                                         ;SHIFT IN C
Ø43D CB1D
               12580
                               RR
                                                         ; CONTINUE N TIMES
Ø43F 1ØFA
               12590
                               DJNZ
                                        SHIF1
                                                         ; RETURN
                               RET
Ø441 C9
               12600
                12610 ;
                12620 ;SUBT.SUBROUTINE TO SUBTRACT DE FROM HL B TIMES.
                12630 ;
                                                         STRANSFER CNT TO A
0442 78
                1264Ø SUBT
                               LD
                                        A, B
                                                         TEST FOR ZERO
                                        Α
Ø443 B7
                12650
                               OR
                                                         RETURN IF ZERO
Ø444 CB
                12660
                               RET
                                        Z
Ø445 B7
                12662 SUB20
                                                         ;Ø TO C
                                        Α
                               ÖR
                               SBC
                                        HL, DE
                                                         ;HL-DE TO HL
Ø446 ED52
                12664
                                                         ; GO IF MORE
Ø448 1ØFB
                12670
                               DJNZ
                                        SUB20
                                                         FRETURN
Ø44A C9
                12680
                               RET
                12720 ;
                12730 ; NOTE. SUBROUTINE TO PLAY ONE NOTE.
```

```
12740 ;
044B DD2A2908 12750 NOTE
                                LD
                                         IX, (ENVP)
                                                           GET PNTR TO ENVELOPE
044F 11FFFF
                12765
                                LD
                                         DE,-1
                                                           FOR DECREMENT
0452 FD2A3008 12767 LOOPB
                                LD
                                         IY, (DURA)
                                                           DURATION OF ONE SEGMENT
Ø456 DD7EØØ
                12770
                                LD
                                         A, (IX)
                                                               GET ENVELOPE VALUE
Ø459 BA
                12780
                                CP
                                         D
                                                               ;TEST FOR -1
Ø45A C8
                12790
                                RET
                                         Z
                                                               ;GO IF 8TH
Ø45B 2A32Ø8
                12800 LOOPA
                                L.D
                                         HL, (FREQ)
                                                                  FREQ COUNT
Ø45E 2B
                12810
                                DEC
                                         HL.
                                                                  ;ADJUST FOR JP C
045F DD7E00
                12820
                                LD
                                         A, (IX)
                                                                  : VALUE
Ø462 2F
                12825
                                CPL.
                                                           ; INVERT FOR OUTPUT
Ø463 D3Ø1
                12830
                                OUT
                                         (1),A
                                                                  SOUTPUT
Ø465 19
                12840 LOOP1
                                ADD
                                         HL, DE
                                                                     1-1 TO COUNT
0466 DA6504
                12850
                                JΡ
                                         C, LOOP1
                                                                     ;LOOP HERE
Ø469 2A32Ø8
                12860
                                LD
                                         HL, (FREQ)
                                                                  FREQ COUNT
Ø46C 2B
                12870
                                DEC
                                         HL.
                                                                  SADJUST FOR JP C
Ø46D
     3EFF
                12880
                                LD
                                         A, ØFFH
                                                                  : (7)
Ø46F D3Ø1
                12890
                                OUT
                                         (1) A
                                                                  ; OUTPUT
0471 19
                12900 LOOP2
                                ADD
                                         HL, DE
                                                                     5-1 TO COUNT
Ø472 DA71Ø4
                12910
                                JP
                                         C:LOOP2
                                                                     ;LOOP HERE
Ø475 FD19
                12920
                                ADD
                                         IY, DE
                                                                  DECREMENT DURATION
Ø477 DA5BØ4
                12930
                                                                  500 FOR DURATION
                                JP
                                         C: LOOPA
Ø47A DD23
                12940
                                INC
                                         TΧ
                                                               BUMP ENVELOPE PNTR
Ø47C 18D4
                12950
                                JR
                                         LOOPE
                                                               GO FOR NEXT SEGMENT
                12960 ;
                12970
                      FREQUENCY TABLE OPTIMIZED FOR MIDDLE C.
                12980 ;
Ø47E 67Ø1
                12990 FREQT
                                DEFW
                                         359
                                                           5 C
0480 5301
                13000
                                DEFW
                                         339
                                                           C SH
0482 3FØ1
                13010
                                DEFW
                                         319
                                                           5 D
0484
     2FØ1
                13020
                                DEFW
                                         303
                                                           ; D SH
Ø486 1BØ1
                13030
                                DEFW
                                         283
                                                           ;E
0488 0801
                13040
                                DEFW
                                         267
                                                           ;F
048A FB00
                13050
                                DEFW
                                         251
                                                           5 F
                                                              SH
Ø48C EFØØ
                13060
                                DEFW
                                         239
                                                           ;G
048E E300
                13070
                                DEFW
                                         227
                                                           ; G SH
Ø49Ø D3ØØ
                13080
                                DEFW
                                         211
                                                           ; A
Ø492 C7ØØ
                13090
                                DEFW
                                         199
                                                           FA SH
0494 BB00
                13100
                                DEFW
                                         187
                                                           5 B
                13110 ;
                13120 ; DURATION TABLE. DURATION OF WHOLE NOTES
                13130 ; IN COUNTS.
                13140 ;
Ø496 C7Ø5
                13150 DURT
                                DEFM
                                         1479
                                                           5 C
0498 1806
                13160
                                DEFW
                                         1560
                                                           ; C SH
049A 6F06
                13170
                                DEFW
                                         1647
                                                           ;D
Ø490 CBØ6
                13180
                                DEFW
                                         1739
                                                           D SH
049E 2B07
                13190
                                DEFW
                                         1835
                                                           ;E
Ø4AØ 9ØØ7
                13200
                                DEFW
                                         1936
                                                           ;F
04A2 FB07
                13210
                               DEFW
                                         2043
                                                           ;F
                                                              SH
Ø4A4 6AØ8
                13220
                               DEFW
                                         2154
                                                           ; G
04A6 E008
                13230
                               DEFW
                                         2272
                                                           5G SH
04A8 5A09
                               DEFW
                13240
                                         2394
                                                           ;A
Ø4AA D9Ø9
                13250
                               DEFW
                                         2521
                                                           ; A SH
Ø4AC 61ØA
                13260
                               DEFW
                                         2657
                                                           ;8
               13270 ;
                13280 FREST TABLE.
                13290 ;
```

_					
İ					,
1	04AE EE02	13300 RTABLE	DEFW	75 0	;8Ø CPM,1/4
ļ	Ø48Ø DCØ5	13310	DEFW	1500	;8Ø CPM,1/2
1	0 4B2 58 0 2	13320	DEFW	600	;100 CPM;1/4
1	Ø4B4 BØØ4	13330	DEFW	1200	;100 CPM;1/2
1	0486 F4 01	13340	DEFW	500	;120 CPM;1/4
	Ø4B8 E8Ø3	13350	DEFW	1000	;120 CPM;1/2
1		13360 ;			
1			PE TABL	E.4 AT S	OFT,4 AT MED,4 AT LOUD.
1		13380 ;	w	73711	- COCCTT NOTENAL
1	04BA 03	13390 ETAB	DEFB	Ø3H	SOFT NORMAL
١	Ø4BB Ø3	13400	DEFB	Ø3H	
	Ø4BC Ø3	13410	DEFB DEFB	03H 03H	
ļ	Ø4BD Ø3	1342Ø 1343Ø	DEFB	Ø3H	
	04BE 03 04BF 00	13440	DEFB	0311	
١	0400 00	13450	DEFB	ø	
1	Ø4C1 ØØ	13460	DEFB	ē	
	04C2 FF	13470	DEFB	ØFFH	
١	Ø4C3 Ø3	13480	DEFB	Ø3H	;SOFT,STACCATO
1	0404 03	13490	DEFB	Ø3H	
1	Ø4C5 Ø3	13500	DEFB	Ø3H	
1	04C6 00	13510	DEFB	Ø	
ı	Ø4C7 ØØ	13520	DEFB	Ø	
1	Ø4C8 ØØ	13530	DEFB	Ø	
1	Ø4C9 ØØ	13540	DEFB	Ø	
ŀ	04CA 00	13550	DEFB	Ø	
İ	Ø4CB FF	13560	DEFB DEFB	ØFFH	;SOFT, TRIANGLE UP
١	04CC 00	13570	DEFB	Ø 1	130F11 INTENDED OF
١	Ø4CD Ø1 Ø4CE Ø2	1358 0 1359 0	DEFB.	2	
	Ø4CE Ø2 Ø4CF Ø4	13600	DEFB	4	
1	04D0 05	13610	DEFB	5	
1	Ø4D1 Ø6	13620	DEFB	6	
١	Ø4D2 ØØ	13630	DEFB	0	
	Ø4D3 ØØ	13640	DEFB	Ø	
1	Ø4D4 FF	13650	DEFB	ØFFH	
١	0 4D5 0 6	13660	DEFB	6	;SOFT,TRIANGLE DOWN
	Ø4D6 Ø5	13670	DEFB	5	
١	Ø4D7 Ø4	13680	DEFB	4	
-	Ø4D8 Ø2	13690	DEFB	2	
ı	Ø4D9 Ø1	13700	DEFB	1	
١	Ø4DA ØØ	13710	DEFB	Ø	
-	Ø4DB ØØ	13720	DEFB DEFB	0	
-	04DC 00	13730	DEFB	0 0FFH	
	04DD FF 04DE 09	1374Ø 1375Ø	DEFB	9H	; MEDIUM, NORMAL
	04DF 09	13760	DEFB	9H	777000.00 00 00711717071171
	Ø4EØ Ø9	13770	DEFB	9H	
	Ø4E1 Ø9	13780	DEFB	9H	
	Ø4E2 Ø9	13790	DEFB	9H	
	04E3 00	13800	DEFB	Ø	
	04E4 00	13810	DEFB	Ø	
	Ø4E5 ØØ	13820	DEFB	0	
	04E6 FF	13830	DEFB	ØFFH	;MEDIUM.STACCATO
	Ø4E7 Ø9	13840	DEF8	9H	FUEDION: BIACCATO
	04E8 09	13850	DEFB DEFB	9 H 9H	
	Ø4E9 Ø9	13860	DEF D	711	

04EA 00 13870 DEFB 0 04EB 00 13880 DEFB 0 04EC 00 13890 DEFB 0 04EC 00 13900 DEFB 0 04ED 00 13910 DEFB 0 04EE 00 13910 DEFB 0 04EF FF 13920 DEFB 0FFH 04F0 00 13930 DEFB 0 ;MEDIUM,TRIANGLE UP 04F1 02 13940 DEFB 2	
04EB 00 13880 DEFB 0 04EC 00 13890 DEFB 0 04ED 00 13900 DEFB 0 04EE 00 13910 DEFB 0 04EF FF 13920 DEFB 0FFH 04F0 00 13930 DEFB 0 ;MEDIUM,TRIANGLE UP	
04EB 00 13880 DEFB 0 04EC 00 13890 DEFB 0 04ED 00 13900 DEFB 0 04EE 00 13910 DEFB 0 04EF FF 13920 DEFB 0FFH 04F0 00 13930 DEFB 0 ;MEDIUM,TRIANGLE UP	
04EC 00 13890 DEFB 0 04ED 00 13900 DEFB 0 04EE 00 13910 DEFB 0 04EF FF 13920 DEFB 0FFH 04F0 00 13930 DEFB 0 ;MEDIUM,TRIANGLE UP	
04ED 00 13900 DEFB 0 04EE 00 13910 DEFB 0 04EF FF 13920 DEFB 0FFH 04F0 00 13930 DEFB 0 ;MEDIUM,TRIANGLE UP	
04EE 00 13910 DEFB 0 04EF FF 13920 DEFB 0FFH 04F0 00 13930 DEFB 0 ;MEDIUM,TRIANGLE UP	
04EF FF 13920 DEFB 0FFH 04F0 00 13930 DEFB 0 ;MEDIUM,TRIANGLE UP	
04F0 00 13930 DEFB 0 ;MEDIUM,TRIANGLE UP	
// // // /////////////////////////////	
04F1 02	
04F3 05 13960 DEFB 5	
04F4 07 13970 DEFB 7	
04F5 09 13980 DEFB 9	
04F6 00 13990 DEFB 0	
04F7 00 · 14000 DEFB 0	
04F8 FF 14010 DEFB 0FFH	
04F9 09 14020 DEFB 9 ;MEDIUM, TRIANGLE DOW	N
04FA 07 14030 DEFB 7	• •
Ø4FB Ø5 14Ø4Ø DEFB 5	
04FC 04 14050 DEFB 4	
04FD 02 14060 DEFB 2	
04FE 00 14070 DEFB 0	
04FF 00 14080 DEFB 0	
0500 00 14090 DEFB 0	
0501 FF 14100 DEFB 0FFH	
0502 3F 14110 DEFB 3FH ;LOUD, NORMAL	
0503 3F 14120 DEFB 3FH 0504 3F 14130 DEFB 3FH	
0506 3F 14150 DEFB 3FH 0507 00 14160 DEFB 0	
0508 00 14170 DEFB 0	
0507 00 14180 DEFB 0	
050A FF 14190 DEFB ØFFH	
0508 3F 14200 DEFB 3FH ;LOUD, STACCATO	
050C 3F 14210 DEFB 3FH	
050D 3F 14220 DEFB 3FH	
050E 00 14230 DEFB 0	
050F 00 14240 DEFB 0	
0510 00 14250 DEFB 0	
0511 00 14260 DEFB 0	
0512 00 14270 DEFB 0	
0513 FF 14280 DEFB 0FFH	
0514 00 14290 DEFB 0 ;LOUD, TRIANGLE UP	
0515 0D 14300 DEFB 13	
0516 1A 14310 DEFB 26 0517 26 14320 DEFB 38	
0518 33 14330 DEFB 51 0519 3F 14340 DEFB 63	
0517 37 14340 DEFB 63 051A 01 14350 DEFB 1	
051B 01 14360 DEFB 1	
051C FF 14370 DEFB 0FFH	
051D 3F 14380 DEFB 63 ;LOUD, TRIANGLE DOWN	
Ø51E 33 1439Ø DEFB 51	
051F 26 14400 DEFB 38	
0520 1A 14410 DEFB 26	
. 0521 0D 14420 DEFB 13	
0522 00 14430 DEFB 0	
0523 00 14440 DEFB 0	

Fig. 19-5 cont'd. Music Synthesizer program listing.

0 524 0 0	14450		DEFB	Ø	
05 25 FF	14460		DEFB	ØFFH	
	14470	DATA A	REA		
	14480	-			
0 526		PDATA	EQU	\$	START OF PROGRAM RAM
0526 0000	14500		DEFW	0	(PNTR)
0528 00	14510		DEFB	0	;(NIBL)
0 529 0 0	14520		DEFB	Ø	;(LOUD)
052A 00	14530		DEFB	0	;(TEMP)
0528 BA04	14540		DEFW	ETAB	; (ENVP)
052D 0000	14550		DEFW	0	;(RADD)
052F 00	14560		DEFB	Ø	;(RPTC)
0530 00	14570		DEFB	0	\$ (OCT)
0531 ØØ	14580		DEFB	Ø	; (NDUR)
0532 0000	14590		DEFW	Ø	(DURA)
0534 0000	14600		DEFW	Ø	;(FREQ)
0 536 00	14605		DEFB	0	;(ENVT)
					BE PROGRAMMED*****
0011		PDATAS	EQU	\$-PDATA	;SIZE
	14630				
			MUSIC CA	AN START HERE	
	14650	•			and the second of the second o
0824	14660		EQU	PROGR	;LOCATION OF (PNTR)
0 826	14670		EQU	PNTR+2	;LOCATION OF (NIBL)
Ø827	14680		EQU	NIBL+1	;LOCATION OF (LOUD)
Ø828	14690		EQU	LOUD+1	;LOCATION OF (TEMP)
0829	14700		EQU	TEMP+1	LOCATION OF (ENVP)
Ø82B	14710		EQU	ENVP+2	FLOCATION OF (RADD)
082D	14720		EQU	RADD+2	;LOCATION OF (RPTC)
082E	14730		EQU	RPTC+1	;LOCATION OF (OCT)
Ø82F	14740		EQU	OCT+1	;LOCATION OF (NDUR)
Ø83Ø	14750		EQU	NDUR+1	;LOCATION OF (DURA)
Ø832	14760		EQU	DURA+2	;LOCATION OF (FREQ)
Ø834	14765	ENVI	EQU	FREQ+2	;LOCATION OF (ENVT)
0000 00000 TOTAL	14770		END		
00000 TOTAL	ERRORS				

Fig. 19-5 cont'd. Music Synthesizer program listing.

Loudness is set by a "13" code with an 11-13 argument that sets soft, medium, or loud.

Rests are set by a "13" code with an argument of 14 (14 rest) or 15 (12 rest).

All "12" and "13" type codes define conditions that remain in force until redefined, and do not have to be (and should not be) redefined for each note.

Repeats are defined by "14" type codes. The repeat is set by a "14" code with an argument of 1 to 15. The next location after the repeat codes is saved as the starting location to be repeated. A "14" code with a zero argument marks the end of the repeat sequence. The repeat sequence will be repeated for the number

of times defined in the first argument.

The last code is a "15," marking the end of the song and returning control to the command input routine.

When the Music Synthesizer is first powered up or reset, there are four commands that may be entered as shown in Table 19-1. The "3nnn" command sets a location counter for entering, displaying, or playing song data. The location counter is set to "nnn," which is a decimal number representing the EPROM or RAM address of the data. This address, however, is the address of the nibl and is therefore twice the size of the normal RAM/EPROM address, as each

BOTTOM VIEW OF DIP SOCKETS.




Fig. 19-6. Music Synthesizer construction.

byte contains two 4-bit nibls. The left-hand nibl is designed "0" and the right-hand nibl is designated "1." Location 4225 specifies byte 4225/2 = 2112 (840H in RAM) and the remainder of 1 indicates nibl 1 at location 2112.

Command "Inn" sets data defining the song into RAM. The location counter must have previously been set to a valid RAM/nibl location. The value nn may be 0–15 and defines a code shown in Chart 19-1. The location counter will automatically be incremented to the next nibl after the entry is made.

Command "2" displays data in the current RAM or EPROM location. The current location counter must have previously been set to the desired memory/nibl location. Pressing any key ends the display and allows input of the next command. Pressing "ENTER" displays sequential locations, automatically incrementing to the next for each display. This mode allows the user to examine music codes for validity.

Command "0" starts execution of the song specified by the current location counter. The song may be in RAM or in EPROM at the user's choice. Multiple songs may be stored in RAM or EPROM and specified




Fig. 19-7. Frequency generation.




Fig. 19-8. Envelope generation.

by the proper location counter address. Return is made to command input when the Synthesizer encounters a "15" or end code.

The Music Synthesizer is programmed into 2716 EPROM as shown in Fig. 19-2 and starts at location 220H. Set EPROM locations 1 and 2 to 20H and 2 respectively.

APPLICATIONS HARDWARE

The Music Synthesizer uses OUT1-OUT6 as outputs to a resistor ladder network as shown in Fig. 19-3. This ladder network is a digital-to-analog converter that converts a 6-bit digital value to an analog signal level. The maximum signal level is about 3.5 volts for an output of 111111. Half of that level is 011111. Each bit represents about 3.5 volts/64, or 0.055 volt, and the output is approximately linear over the range of voltages.

Loudness (or envelope) is controlled by varying the digital output values to OUT1-OUT6. The greater the digital value output, the louder the signal will be. For a "normal" note with a "loud" output, the level will be either 0 or maximum, as shown in Fig. 19-4. Medium and soft result in lowered value outputs. Using different envelope patterns results in varying levels, and therefore varying waveshapes. The user is urged to modify the envelope tables in the program to create his or her own patterns.

The output of the ladder network can be fed into the audio amplifier described in Chapter 10 or into an external amplifier. The suggested physical layout for this application is shown in Fig. 19-6.

THEORY OF OPERATION

The heart of the Music Synthesizer (Fig. 19-5) is a subroutine called "NOTE." NOTE consists of four loops. The innermost two loops (LOOP1 and LOOP2) turn on the output lines and then turn off the output lines for a precise period. The time that the lines are on and off correspond to the frequency of the note

desired. Variable FREQ contains a count that is decremented by 1 each time through LOOP1 (on loop) or LOOP2 (off loop) to create a (relatively) precise on/off time that matches the period of the frequency desired (see Fig. 19-7).

One cycle of a note would not be audible, so there is an outer loop (LOOPA) that counts how many cycles should be output. As the period of each note varies with the frequency of the note, this count is different for every frequency. It is put into variable DURA before the NOTE subroutine is called. LOOPA outputs approximately the correct number of cycles for the frequency of the note (which depends upon the note value and the octave) and the duration of the note (which depends upon the note duration and tempo).

To produce varying envelopes, the values defining different points on the envelope must be accessed and output. LOOPB performs this function. Every envelope is defined by eight segments on the envelope, as shown in Fig. 19-8. LOOPA outputs exactly one-eighth the duration of the note and then LOOPB gets the next envelope value to be used during the "ON" portion of output. A -1 value defines the end of the envelope. The proper envelope has been previously defined before NOTE is called and variable ENVP points to its location.

When a song is to be played, routine MUSC00 is entered. MUSC00 gets a nibl from the song data area. Much of the processing in MUSC0 (from MUSC06 on) is to process "non-note" nibls. This involves getting the next argument and storing it in variables such as LOUD (loudness), NDUR (note duration), OCT (octave), ENVP (envelope pointer), TEMP (tempo), RPTC (repeat count), and RADD (repeat address). During this code some processing is done to store the variables in convenient form for the NOTE subroutine to minimize the "overhead" for playing a note.

When a note is to be played in MUSC00, the proper frequency count is obtained from the frequency table

(FREQT) and modified by the octave number. The frequency table holds the proper count for all notes of the lowest octave. This count is halved for each octave above the lowest. The result is stored in FREQ for the NOTE subroutine.

The second portion of playing a note in MUSC00 involves figuring out the duration count to be stored in DURA. A value from the duration table (DURT) is obtained based upon the note to be played. This is halved for every octave below the highest. This result is then adjusted for the number of 16ths in the note (NDUR), and then adjusted further for the tempo (TEMP). The result is divided by eight (for the eight segments) and stored in DURA.

Whew! Subroutine NOTE is then called to play the note.

The remainder of the Music Synthesizer is made up of the editor portion to access or change data to be played and subroutines. MUSC10, MUSC20, and MUSC30 operate similarly to the Microcomputer Educator in setting a location counter, displaying data based upon the location counter, or storing data to the current location. Location (NIBL), however, contains the current nibl position (0 or 1) and these routines operate in nibl addressing, display, and entry rather than in byte fashion.

Subroutine HALF obtains the current nibl based upon the byte pointer (PNTR) and nibl pointer (NIBL). The 4 bits are right justified to produce a value of 0-15 for ease in handling.

Subroutine SHIFT shifts the HL register right the number of times specified by the count in the B register. Subroutine SUBT subtracts the contents of DE from HL the number of times specified by the count in the B register.

Many of the variables have already been mentioned. The Rest Table RTABLE specifies a delay count based on the current tempo (TEMP) and rest value ($\frac{1}{4}$ or $\frac{1}{2}$). The Envelope Table (ETAB) contains eight values for the eight segments of the envelope plus a terminating value of -1.

CHAPTER 20

Blue Sky Projects

The preceding chapters have presented some interesting applications for a dedicated inexpensive microcomputer such as the EZ-80. In this chapter we'll discuss some other possible applications—ones which we will not implement here, but that are certainly well within the realm of possibility. These fall roughly into three areas: other EZ-80 control applications, distributed processing, and intelligent controller applications.

OTHER EZ-80 CONTROL APPLICATIONS

The EZ-80 can be used to control a variety of outputs, as we have seen in previous chapters. The relay described in the applications will handle up to 125 watts, or may be used to drive still other relays or solid-state electronics to control virtually any slow-speed control application such as lights, motors, solenoids, and appliances. All of these applications are "discrete" outputs—the output is either off or on.

The outputs of the EZ-80 may be converted to an analog signal by a digital to analog (dac) converter. The simplest form of this is described in Chapter 19 for the Music Synthesizer, where a ladder network is used to implement a dac whose output varies from 0 to 3.5 volts. The same scheme may be used to control external devices that require analog voltages, such as small dc motors. An analog amplifier will have to be used between the output of the dac and the control application to provide more drive capability and a voltage level conversion.

Inputs for control applications are a major problem because of the noise present on input lines for even short runs of several feet. In the Burglar Alarm application we bypassed the problem by using relay inputs where the relay contacts were physically close to the EZ-80. There are many approaches to solving the noise problem for inputs. The one we'll discuss here is differential line drivers/receivers.

Differential line drivers and receivers are devices for generating and detecting digital signals over lines that run up to hundreds of feet. They are highly immune to line noise, can operate at high frequencies, and provide a high current drive capability. A communication system using twisted pair is shown in Fig. 20-1. The 8820 device is a dual differential *receiver* and the 8830 device is a dual differential *driver*. They are interconnected by a *twisted pair* line. The twisted pair line is simply that—two pieces of wire twisted around each other to give approximately known impedance and noise cancellation effects. The 8820 and 8830 devices can be used on the EZ-80 by the setup shown in Fig. 20-2. One set of twisted pair must be run for each input or output to the EZ-80.

What about analog inputs to a computer such as the EZ-80? It is very convenient to have a microcomputer measure analog inputs that represent external conditions such as temperature, humidity, speed, and others. Commercial analog-to-digital converters (adcs) are available for this function, but they are generally somewhat expensive. Simple schemes for implementing an adc usually incorporate a programmable dac and a comparator, as shown in Fig. 20-3. The dac is programmed a step at a time (or in binary fashion, halving the remaining range each time) until the corresponding input analog voltage is matched. The scheme we'll consider here, though, relies on pulse generation.

The pulse generator adc is shown in Fig. 20-4. It uses an external resistance or voltage as an analog of a real world signal, such as temperature or humidity. There are many available transducers that convert external parameters into resistance or voltage; the converted resistance or voltage is then supplied to the MC4024 device as a voltage. The MC4024 outputs a square wave whose frequency is (approximately) linearly dependent upon the input control voltage. The square wave output is fed into one of the input lines IN1–IN5 of the EZ-80. By measuring the time interval between pulses, the frequency of the MC4042 can be determined, the control voltage value can be derived, and the analog value, such as tem-






Fig. 20-1. Differential line drivers/receivers.



(A) Output from EZ-80 to remote receiver.



(B) Input to EZ-80 from remote receiver.

Fig. 20-2. EZ-80 differential system.




Fig. 20-3. Analog to digital conversion.

perature, may be found. In general, the conversion from time interval and analog value is a simple divide of the form:




Fig. 20-4. Pulse generator adc.

analog value =
$$\frac{k}{\text{time interval}}$$

where k is a constant value.

The circuitry shown in Fig. 20-4 can be used to monitor analog inputs such as room temperature, wind speed, light intensity, humidity, and others if the suitable transducer is used and a *linear* portion of the frequency curve is chosen.

DISTRIBUTED PROCESSING

The EZ-80 was designed to be inexpensive and to use readily available parts. It therefore lends itself to parallel processing of the form shown in Fig. 20-5. In this case each EZ-80 can perform its own dedicated function and a master EZ-80 can communicate




Fig. 20-5, Distributed processing using EZ-80s.




Fig. 20-6. EZ-80 bus for distributed processing.

with the others to monitor the system in general. The network of microcomputers can be physically close and working in parallel to process parts of the same problem, or they can be physically far apart in a control system. The peripheral processors may require no keyboard or LED displays and this will reduce their cost significantly.

How do the cpus communicate in such a system? Two approaches are presented here, one in which the processors are physically close, and a second in which they are a relatively long distance apart.

In the case of processors that are close together, we can create a "bus" as shown in Fig. 20-6. Output lines OUT2-OUT6 of the master go out to all input lines IN1-IN5 of each peripheral processor. Output lines OUT3-OUT6 are used to pass 4 bits of data from the master to a peripheral processor. Output line OUT2 from the master is a "data available" line to indicate there is data on lines OUT3-OUT6 from the master which is to be read in by the peripheral. Master output lines OUT3-OUT6 are read in by each peripheral processor on input lines IN2-IN5. Master output line OUT2 is read in by each peripheral processor on line IN1.

Data sent from a peripheral processor is sent over peripheral lines OUT3-OUT6. These lines go to master input lines IN2-IN5. An "acknowledge signal" from a microprocessor is sent out from peripheral line OUT2 and is read in from master line IN1. A slight modification must be performed for each peripheral processor. Pins 15 and 8 of each peripheral

74368 must be tied to pin 24 of the 8255 (PB6). These pins are the "enable" for the 74368. When data is not being sent from the peripheral to the master, PB6 must be a 0 so that outputs OUT2-OUT6 do not cause conflict with other outputs on the same bus. Putting PB6 in a 0 state effectively removes the outputs of the 74368 from the bus by putting it in a "high-impedance" (disconnected) state.

To pass data from a master to a peripheral, the following steps are performed:

- 1. Master puts address of peripheral on lines OUT3-OUT6 (0-15).
- 2. Master puts 1 on line OUT2.
- 3. Every peripheral processor is periodically testing master line OUT2 (its input line IN1) for a 1. If a 0 is present, it continues whatever it was doing. If a 1 is present, it reads in the address on lines master OUT3-OUT6 (its input lines IN2-IN5).
- 4. If the input address is the same as its address, the peripheral processor outputs a 1 on peripheral line OUT2 (master input line IN1) by writing a 1 to PB4 and PB6. It leaves a 1 there until it detects a 0 on master OUT2 (IN1).
- 5. The master looks for a 1 on its IN1 (peripheral OUT2). As soon as it receives the "acknowledge," it puts a 0 on master OUT2.
- 6. Now the master has notified the peripheral that it is about to send a command and received an acknowledgement from the peripheral processor. The master now sends a 4-bit command in the same fashion as Steps 1-5. The commands may be that more data is to be sent from the master to the peripheral or that data is to be sent from peripheral to master. The master and peripheral use four lines (master OUT3-OUT6, peripheral IN2-IN5) to transfer data from master to peripheral and four other lines to transfer data from peripheral to master (master IN2-IN5 and peripheral OUT3-OUT6). Master lines OUT2 is used as a "data available" line and peripheral line OUT2 is used as an "acknowledge" line in the transfers.

Data can be sent in 4-bit segments fairly rapidly using this protocol, on the order of 25,000 bytes per second. All communication is initiated by the master with the addressed peripheral responding. Interperipheral communication may be done through the master. Such distributed processing could provide a means to "number-crunch" data on one processor, while another performed control functions. It is a way to parallel a number of tasks on different processors.




Fig. 20-7. Serial data format.

In the case of distributed processors that are separated by some distance, a similar scheme could be used if twisted-pair differential drivers/receivers were employed (with some modification to the circuitry previously shown). However, a more feasible approach is to use a double-twisted pair, one pair for sending data and one pair for receiving data. Data would be sent in *serial* fashion as a bit stream rather than as 4 bits at a time. In this case each master output line of OUT2-OUT6 would be dedicated as a differential driver and each master input line IN1-IN5 as a differential receiver. The possible five peripheral processors would be addressed by outputting on the appropriate line and receiving data on the appropriate input line.

Data sent in serial fashion can follow the somewhat standard conventions used in data communications, a start bit, 8 data bits, and a stop bit, as shown in Fig. 20-7. Each output is on or off for one bit time. Standard bit times range from 10 milliseconds to 100 microseconds. A good value to use would be on the order of 200 microseconds. Each 8-bit value sent out would take 2 milliseconds to send in this case. A 0 (start) would be output, followed by 8 data bits (least significant bit first), followed by a 1 (stop) bit. Each peripheral processor would be monitoring the input line from the master looking for a 0 bit, and




Fig. 20-8. Reconfiguring the 8255 i/o lines.

Table 20-1. 8255 Configuration Codes

			С	ontro	l Wor	ď		
Lines	80H	82H	81H	83H	88H	HA8	89H	8BH
PA7-PA0	out	out	out	out	out	out	out	out
PC7-PC4	out	out	out	out	in	in	in	in
PC3-PC0	out	out	in	in	out	out	in	in
PB7-PB0	out	in	out	in	out	in	out	in
Lines	90H	92H	91H	93H	98H	9AH	99 H	9BH
PA7-PA0	in	in	in	in	in	in	in	in
PC7-PC4	out	out	out	out	in	in	in	in
PC3-PC0	out	out	in	in	out	out	in	in
PB7-PB0	out	in	out	in	out	in	out	in

then reading in the following bit stream by delaying one bit time and reading in at 200-microsecond intervals. Commands sent by the master would be similar to the commands described above.

INTELLIGENT CONTROLLER APPLICATIONS

Stripped of keyboard and display, the EZ-80 makes a good intelligent controller for a computer system, with 1K or 2K of EPROM and 128 bytes of RAM. The 24 lines from the 8255 may be used to receive data from an S-100 or other computer system, as shown in Fig. 20-8 and Table 20-1, to process the data, and to transmit it to a printer or other peripheral. Conversely, the EZ-80 may receive data from a peripheral, buffer it, process it, and then send it on to the controlling computer system. Data may be transferred at rates of up to 50,000 bytes per second when the EZ-80 is used in this type of application.

As a typical example of such a use, Fig. 20-9 shows an EZ-80 used as a Morse Code Translator/Sender in a ham radio application. The EZ-80 receives the audio and translates from code to ASCII characters. The main computer periodically requests new characters from the EZ-80 and handles logging the message on





Fig. 20-9. Morse Code Translator/Sender.

disk, looking for previous contacts with the station, printing the received message, and so forth. When messages are to be sent, the main computer passes a message in ASCII, which is then translated by the EZ-80 into code.

The preceding applications are perfectly feasible. To use a hackneyed phrase, the applications for such a microcomputer are limited only by the reader's

imagination. While the constraints of 2K bytes of EPROM and 128 bytes of RAM do put somewhat more of a limit than imagination on projects of this type, there are many, many projects that can be designed and implemented on a microcomputer such as the EZ-80. The author hopes that you will be motivated enough by the projects in this book to consider trying some of your own.



APPENDIX A

Binary Operations

TO CONVERT FROM DECIMAL TO BINARY

1. Divide decimal by 2. Save remainder:

25 R0 2|50

2. Repeat until zero remains:

3. Arrange remainders in reverse order (last to first):

110010

4. This is equivalent binary number:

 $110010_2 = 50_{10}$

TO CONVERT FROM BINARY TO DECIMAL

1. Take first binary digit and multiply by 2:

 $110010 \\ 1 \times 2 = 2$

2. Add to next binary digit:

 $\underbrace{110010}_{1\times 2=2+1=3}$

3. Repeat for remainder of binary digits:

 $110010 \\ 1 \times 2 = 2 + 1 = 3 \times 2 = 6 + 0 = 6 \times 2 = 12 + 0 = 12 \times 2 = 24 + 1 = 25 \times 2 = 50 + 0 = 50$

4. The result is the equivalent binary number.

TO ADD TWO BINARY NUMBERS

- 1. Adding 0+0=0, adding 0+1=1, adding 1+1=0 with a carry, adding 1+1+ carry =1 with a carry.
- 2. Start from right as in decimal addition and add with carries.

TO SUBTRACT TWO BINARY NUMBERS

- 1. Subtracting 0-0=0, subtracting 1-0=1, subtracting 0-1=1 with a borrow, subtracting 1-1=0.
- 2. Start from right as in decimal subtraction and subtract with borrows:

$$\begin{array}{r}
 11010 = 26 \\
 -01111 = 15 \\
 \hline
 1011 = 11
 \end{array}$$

SIGNED BINARY NUMBERS (TWOS COMPLEMENT)

1. Most significant bit is sign. If msb = 0, number is +, if msb = 1, number is negative.

01111111 is positive, 10101010 is negative

2. If positive number, convert remainder to decimal:



3. If negative number, change all ones to zeros and all zeros to one:




Add one:

10101010

TO ADD SIGNED BINARY NUMBERS

$$01010101\\ +1\\ \hline 01010110$$

Now convert all but sign bit to decimal and add minus sign:




1. Add as in simple addition:

$$01010100 = +84$$

$$+10101010 = -86$$

$$11111110 = -2$$

2. Convert result:



APPENDIX B

Hexadecimal Operations


TO CONVERT FROM BINARY TO HEX

1. Group binary number into groups of four digits:

1010410104111141011

2. Convert each 4-digit group as follows:

Binary	Hexadecimal
0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9
1010	A
1011	В
1100	\mathbf{C}
1101	D
1110	E
1111	F



TO CONVERT FROM HEX TO BINARY

1. Convert each hex digit to a binary four-bit group as above:



TO CONVERT FROM DECIMAL TO HEX

1. Divide hex by 16. Save remainder:

2. Repeat until 0 remains:

$$\begin{array}{cccc} 4 & R13 & & 0 & R4 \\ 16\overline{)77} & & & 16\overline{)4} \end{array}$$

3. Arrange remainders in reverse order (last to first):

4 13 2

4. Convert to hex digits:




5. This is equivalent hexadecimal number:


$$4D2H = 1234$$

TO CONVERT FROM HEX TO DECIMAL


1. Take first hex digit and multiply by 16:



2. Add to next hex digit:



3. Repeat for remainder of hexadecimal digits:



4. The result is the equivalent binary number.

APPENDIX C

Conversion Tables for Decimal 0-255

BINARY	DEC	HEX	BINARY	DEC	HEX	BINARY	DEC	HEX
99999999	888	00	66116611	Ø51	33	01100110	102	66
00000001	ØØ 1	Ø1	00110100	Ø52	34	01100111	103	67
88868618	002 003	02 03	66116161 66116116	Ø53	35	01101000	104	68
66666611 66666166	663 664	0 3	00110111	Ø54 Ø55	36 37	01101001	105 106	69
00000101	885	0 5	99111966	Ø55	38	01101010 01101011	107	6A 6B
88386118	996	06	00111001	Ø57	39	61161166	108	6C
66666111	887	07	00111010	Ø58	3A	01101101	109	6D
60001000	008	0 8	20111011	Ø59	38	01101110	110	6E
68661661	009	Ø 9	00111100	060	3C	01101111	111	6F
00001010	Ø 1 Ø	ØA	00111101	061	3D	01110000	112	78
90001011	011	0B	88111118	Ø 62	3E	01110001	113	71
00001100	Ø12	ØC	00111111	063	3F	61110910	114	72
66661161	013	ØD ØE	01000000	Ø 64	40	91119911	115	73
88981118 88881111	Ø14 Ø15	0F	61000001	Ø 65	41	01110100	116	74
00010000	Ø15	10	01000010	Ø 66	42	01110101	117	75
00010001	Ø17	ii	01000011	067	43	01110110	118	76
0001001	Ø18	12	01000100	Ø 68	44	01110111	119	77
00010011	Ø19	13	01000101 01000110	Ø 69 Ø 7Ø	45 46	01111000	120	78
99919199	020	14	01000111	Ø71	47	01111001	121	79 7A
80010101	Ø21	15	01001000	072	48	61111616	122 123	7B
66616116	Ø22	16	01001001	Ø73	49	Ø1111011 Ø1111108	123	7C
96616111	Ø23	17	01001010	074	4A	61111161	125	7D
90811988	024	18	61661611	Ø75	48	01111110	126	7E
96611961	025	19	01001100	Ø76	4C	01111111	127	7F
00011010	Ø26	1A	01001161	077	4D	10000000	128	80
60511611	027	1B 1C	01001110	078	4E	10000001	129	81
66611166 66611161	Ø28 Ø29	1 D	01001111	Ø79	4F	10000010	130	82
90011110	030	1 E	Ø1010000	080	50	10000011	131	83
80811111	Ø31	iF	01010001 01010010	Ø8 1	51 52	10000100	132	84
00100000	032	20	01010010	Ø82 Ø83	53	10000101	133	85
00100001	033	21	01010100	Ø84	54	10000110	134	86
00100010	Ø34	22	01010101	Ø85	55	10000111 10001000	135 136	87 88
00100011	Ø35	23	01010110	986	56	10001000	136	89
00100100	036	24	01010111	087	57	10001011	138	8A
99199191	037	25	61611666	Ø88	58	10001011	139	8B
00100110	Ø38	26	01011001	Ø89	59	18001180	148	8 C
66166111	Ø39	27	61611616	090	5A	10001101	141	8 D
86181888	040	28	01011011	Ø9 1	5B	10001110	142	8 E
80101001	041	29	01011100	Ø92	5C	10001111	143	8 F
90101010	042	2A	01011101	Ø93	5D	10010000	144	90
00101011 00101130	Ø43	2B 2C	01011110	894	5E	10010001	145	91
00101100	Ø44 Ø45	2D	01011111 01100000	Ø95 Ø96	5F 60	10010010	146	92
00101111	246	2E	01100000	Ø90 Ø97	61	10010011	147	93
00101111	847	2F	01100010	Ø97	62	10010100	148	94
86118888	948	30	01100011	Ø99	63	10010101	149	95 96
60116661	Ø 49	31	01100100	100	64	10010110	150 151	97
00110010	050	32	91100101	101	65			, ,

194 APPENDIX C

BINARY	DEC	HEX	BINARY	DEC	HEX	BINARY	DEC	HEX
10011000	152	98	10111010	186	BA	11011101	221	DD
10011001	153	99	10111011	187	BB	11011110	222	DE
10011010	154	9A ·	10111103	188	BC	11011111	223	DF
10011011	155	9B	10111101	189	BD	11100000	224	EØ
10011100	156	90	10111110	198	BE	11100001	225	E1
10011101	157	9 D	10111111	191	BF	11100010	226	E2
10011110	158	9E	11000000	192	Cø	11100011	227	E3
10011111	159	9F	11000001	193	C1	11100100	228	E4
10100000	160	AØ	11000010	194	C2	11100101	229	E5
10100001	161	A1	11000011	195	C3	11100110	230	E6
10100010	162	A2	11000100	196	C4	11100111	231	E7
10100011	163	A3	11000101	197	C5	11101000	232	E8
10100100	164	A4	11000110	198	C6	11131001	233	E9
10100101	165	A5	11000111	199	C 7	11101010	234	EA
10100110	166	A6	11001000	200	C8	11101011	235	EB
10100111	167	A7	11001001	201	C9	11101100	236	EC
10101000	168	A8	11001010	202	CA	11101101	237	ED
10101001	169	A9	11001011	203	CB	11101110	238	EE
10101010	170	AA	11001100	204	CC	11101111	239	EF
10101011	171	AB	11001101	205	CD	11110000	240	FØ
10101100	172	AC	11001110	206	CE	11110001	241	Fl
10101101	173	AD	11001111	207	CF	11110010	242	F2
10101110	174	AE	11010000	208	DØ	11110011	243	F3
10101111	175	AF	11010001	209	D1	11110100	244	F4
10110000	176	BØ	11010010	216	D2	11110101	245	F5
10110001	177	Bl	11010011	211	D3	11110110	246	F6
10110010	178	B2	11010100	212	D4	11110111	247	F7
10110011	179	B3	11010101	213	D5	11111000	248	F8
10110100	180	B4	11010110	214	D6	11111001	249	F9
10110101	181	B5	11010111	215	D7	11111010	25Ø	FA
10110110	182	B6	11011000	216	D8	11111011	251	FB
10110111	183	B7	11011001	217	D9	11111100	252	FC
10111000	184	B8	11011010	218	DA	11111101	253	FD
10111001	185	B9	11011011	219	DB	11111110	254	FE
			11011100	228	DC	11111111	255	FF

APPENDIX D

Z-80 Instruction Set

A Register Operations	Input/Output
Complement CPL	I/O To/From A and Port
Decimal DAA	IN A,(n) OUT (n),A
Negate NEG	I/O To/From Register and Port IN r,(C) OUT (C),r
Adding/Subtracting Two 8-Bit Numbers	Block
A and Another Register ADC A,r SBC A,r	IND,INDR,INR,INIR,OTDR,OTIR,OUTD,OUTI
ADD A,r SUB A,r	Interrupts
A and Immediate Operand	Disable DI
ADC A,n SBC A,n	Enable EI
ADD A,n SUB A,n A and Memory Operand	Interrupt Mode
ADC A,(HL) ADD A,(HL) SBC (HL) SUB (HL)	IM 0 IM 1 IM 2 Return From Interrupt
ADC A,(IX+d) ADD A,(IX+d) SBC (IX+d) SUB (IX+d)	RETI RETN
ADC A, $(IY+d)$ ADD A, $(IY+d)$ SBC $(IY+d)$ SUB $(IY+d)$	
Adding/Subtracting Two 16-Bit Numbers	Jumps
HL and Another Register Pair	Unconditional
ADC HL,ss ADD HL,ss SBC HL,ss	JP (HL) JP (IX) JP (IY) JP (nn) JR e
IX and Another Register Pair	Conditional JP cc,nn JR C,e JR NZ,e JR Z,e
ADD IX,pp ADD IY,rr	Special Conditional
Bit Instructions	DJNZ e
Test Bit	
Register BIT b,r	Loads
Memory BIT b,(HL) BIT b,(IX+d) BIT b,(IY+)	A Load Memory Operand LD A,(BC) LD A,(DE) LD A,(nn)
Reset Bit	LD A,(BC) LD A,(DE) LD A,(IIII)
Register RES b,r Memory RES b,(HL) RES b,(IX+d) RES b,(IY+d)	A and Other Registers
Set Bit	LD A,I LD A,R LD I,A LD R,A
Register SET b,r	Between Registers, 8-Bit LD r,r'
Memory SET b,(HL) SET b,(IX+d) SET b,(IY+d)	Immediate 8-Bit
Carry Flag	LD r,n
Complement CCF	Immediate 16-Bit
Set SCF	LD dd,nn LD IX,nn LD IY,nn Register Pairs From Other Register Pairs
	LD SP,HL LD SP,IX LD SP,IY
Compare Two 8-Bit Operands	From Memory, 8-Bits
A and Another Register CP r	LD r,(HL) LD r,(IX+d) LD r,(IY+d) From Memory, 16-Bits
A and Immediate Operand CP n	LD HL,(nn) LD IX,(nn) LD IY,(nn) LD dd,(nn)
A and Memory Operand CP (HL) CP (IX+d) CP (IY+d)	Block
Block Compare	LDD,LDDR,LDI,LDIR
CPD,CPDR,CPI,CPIR	Logical Operations 8 Bits With A
Decrements and Increments	A and Another Register
Single Register	AND r OR r XOR r
DEC r INC r DEC IX DEC IY INC	A and Immediate Operand AND n OR n XOR n
Register Pair	A and Memory Operand
DEC ss INC ss DEC IX DEC IY INC IX DEC IY Memory	AND (HL) OR (HL) XOR (HL)
DEC HL DEC (IX+d) DEC (IY+d)	AND $(IX+d)$ OR $(IX+d)$ XOR $(IX+d)$ AND $(IY+d)$ OR $(IY+d)$ XOR $(IY+d)$
Exchanges	
DE and HL EX DE, HL	Miscellaneous
Top of Stack	Halt HALT No Operation NOP
EX (SP),HL EX (SP),IX EX (SP),IY	110 Operation 1101

```
Prime/Non-Prime

Switch AF
EX AF,AF'
Switch Others
EXX

Shifts

Circular (Rotate)
A Only RLA, RLCA, RRA, RRCA
All Registers RL r RLC r RR r RRC r

Memory
RL (HL)
RL (IX+d) RLC (HL)
RL (IX+d) RRC (IX+d)
RL (IY+d) RLC (IY+d) RR (IY+d) RRC (IY+d)
Logical
Registers SRL r
Memory
SRL (HL) SRL (IX+d) SRL (IY+d)
Arithmetic
Registers SLA r SRA r

Memory
SLA (HL)
SRA (HL)
SLA (IX+d) SRA (IX+d)
SLA (IY+d) SRA (IY+d)
```

```
Stack Operations

PUSH IX PUSH IY PUSH qq POP IX POP IY POP qq

Stores

Of A Only
LD (BC),A LD (DE),A LD (HL),A LD (nn),A All Registers
LD (HL),r LD (IX+d),r LD (IY+d),r Immediate Data
LD (HL),n LD (IX+d),n LD (IY+d),n 16-Bit Registers
LD ((nn),dd LD (nn),IX LD (nn),IY

Subroutine Action
Conditional CALLs CALL cc,nn
Unconditional CALLs CALL nn
Conditional Return RET cc
```

Unconditional Return RET cc

Special CALL RST p

APPENDIX E

Z-80 Operation Code Listings

Mnomonic	Format	Description	S	z	P/V	c
ADC HL,ss	11101101 01551010	HL+ss+CY to HL	•	•	•	•
ADC A,r	10001 r	A+r+CY to A	•	•	•	•
ADC A,n	11001110 n	A+n+CY to A	•	•	•	•
ADC A,(HL)	10001110	A+(HL)+CY to A	•	•	•	•
ADC A,(IX+d)	11011101 10001110 d	A+(IX+d)+CY to A	•	•	•	•
ADC A,(IY+d)	11111101 10001110 d	A+(IY+d)+CY to A	•	•	•	•
ADD A,n	11000110 n	A+n to A	•	•	•	•
ADD A,r	10000 r	A+r to A	•	•	•	•
ADD A,(HL)	10000110	A+(HL) to A	•	•	•	•
ADD -A,(IX+d)	11011101 10000110 d	A+(IX+d) to A	•	•	•	•
ADD A,(IY+d)	11111101 10000110 d	A + (IY + d) to A	•	•	•	•
ADD HL,ss	00ss 1001	HL+ss to HL				•
ADD IX,pp	11011101 00pp1001	IX+pp to IX				•
ADD IY,rr	11111101 00rr1001	IY+rr to IY				•
AND r	10100 r	A AND r to A	•	•	•	0
AND n	11100110 n	A AND n to A	•	•	•	0
	10100110	A AND (HL) to A	•	•	•	0
AND (HL)	11011101 10100110 d	A AND (IX+d) to A	•	•	•	0
AND (IX+d)	11111101 10100110 d	A AND (IY+d) to A	•	•	•	0
AND (IY+d)		Test bit b of r	•	•	•	
BIT b,r	11001011 01 b r	Test bit b of (HL)	•	•	•	
BIT b,(HL)	11001011 01 b 110	Test bit b of (IX+d)	•	•	•	
BIT b,(IX+d)	11011101 11001011 d 01 b 110		•	•	•	
BIT b,(IY+d)	11111101 11001011 d 01 b 110	Test bit b of (IY+d)	•			
CALL cc,nn	11 c 100 n n	CALL subroutine at nn if cc				
CALL nn	11001101 n n	Unconditionally CALL nn				
CCF	00111111	Complement carry flag	_			
CP r	10111 r	Compare A:r	•	•	•	•
CP n	11111110 n	Compare A:n	•	-	•	•
CP (HL)	10111110	Compare A:(HL)	•	•	•	•
CP (IX+d)	11011101 10111110 d	Compare A:(IX + d)	•	•	•	•

Mnemonic	Format		Description	S	Z	P/V	C
CP (IY+d)	11111101 10111110	Ь	Compare A:(IY+d)	•	•	•	•
CPD	11101101 10101001	, ** • • • • • • •	Block Compare, no repeat	•	•	•	
CPDR	11101101 10111001		Block Compare, repeat	•	•	•	
СРІ	11101101 10100001		Block Compare, no repeat	•	•	•	
CPIR	11101101 10110001		Block Compare, repeat	•	•	•	
CPL	00101111		Complement A (1's comple)				
DAA	00100111		Decimal Adjust A	•	•	•	-
DEC r	00 r 101		Decrement r by one	•	•	•	
DEC (HL)	00110101		Decrement (HL) by one	•	•	•	
DEC (IX+d)	11011101 00110101	d	Decrement (IX+d) by one	•	•	•	
DEC (IY+d)	11111101 00110101	d	Decrement (IY+d) by one	•	•	•	
DEC IX	11011101 00101011		Decrement IX by one				
DEC IY	11111101 00101011		Decrement IY by one				
DEC ss	00ss1011		Decrement register pair				
DI	11110011		Disable interrupts				
DJNZ •	00010000 e-2		Decrement B and JR if B+0				
EI	11111011		Enable interrupts				
EX (SP),HL	11100011		Exchange (SP) and HL				
EX (SP),IX	11011101 11100011		Exchange (SP) and IX				
EX (SP),IY	11111101 11100011		Exchange (SP) and IY				
EX AF,AF'	00001000		Set prime AF active				
EX DE,HL	11101011		Exchange DE and HL				
EXX	11011001		Set prime B-L active				
HALT	01110110		Halt				
IM 0	11101101 01000110		Set interrupt mode 0				
IM 1	11101101 01010110		Set interrupt mode 1				
IM 2	11101101 01011110		Set interrupt mode 2				
IN A,(n)	11011011 n		Load A with input from n				
IN r,(C)	11101101 01 r 000		Load r with input from (C)	•	•	•	
INC r	00 r 100		Increment r by one	•	•	•	
INC (HL)	00110100		Increment (HL) by one	•	•	•	
INC (IX+d)	11011101 00110100	d	Increment (IX+d) by one	•	•	•	
INC (IY+d)	11111101 00110100	d	Increment (IY+d) by one	•	•	•	
INC IX	11011101 00100011		Increment IX by one				
INC IY	11111101 00100011		Increment IY by one				
INC ss	00ss0011		Increment register pair				
IND	11101101 10101010		Block I/O input from (C)	•	•	•	
INDR	11101101 10111010		Block I/O input, repeat	•	•	•	
INI	11101101 10100010		Block I/O input from (C)	•	•	•	
INIR	11101101 10110010		Block I/O input, repeat	•	•	•	
JP (Hİ.)	11101001		Unconditional jump to (HL)				
JP (IX)	11011101 11101001		Unconditional jump to (IX)				
JP (IY)	11111101 11101001		Unconditional jump to (IY)				
JP cc,nn	11 c 010 n	n	Jump to nn if cc				
JP nn	11000011 n	n	Unconditional jump to nn				

Mnemonic	Form	at		Description	\$	Z	P/V	•
R C,e	00111000 e-2			Jump relative if carry				
R •	00011000 e-2			Unconditional jump relative				
R NC,e	00110000 e-2			Jump relative if no carry				
R NZ,e	00100000 e-2			Jump relative if non-zero				
R Z,e	00101000 e-2			Jump relative if zero				
A,(BC)	00001010	1		Load A with (BC)				
A,(DE)	00011010			Load A with (DE)				
) A,I	11101101 01010111			Load A with 1	•	•	•	
) A,(nn)	00111010 n	n		Load A with location nn				
D A,R	11101101 01011111			Load A with R	•	•	•	
) (BC),A	00000010	•		Store A to (BC)				
D (DE),A	00010010			Store A to (DE)				
O (HL),n	00110110 n	Ì		Store n to (HL)				
O dd,nn	00dd0001 n	n		Load register pair with nn				
dd,(nn)	11101101 01dd1011	n	n	Load register pair with location nn				
HL,(nn)	00101010 n	n		Load HL with location nn				
(HL),r	01110 r		•	Store r to (HL)				
) I,A	11101011 01000111]		Load I with A				
O IX,(nn)	11011101 00101010	n	n	Load IX with nn				
) IX,nn	11011101 00100001	n	n	Load IX with location nn				
) (IX+d),n	11011101 00110110	а	n	Store n to (IX+d)				
O (IX+d),r	11011101 01110 r	ď		Store r to (IX+d)				
D IY,nn	11111101 00100001	n	n	Load IY with nn				
D IY,(nn)	11111101 00101010	n	n	Load IY with location nn				
D (IY+ď),n	11111101 00110110	d	n	Store n to (IY+d)				
D (IY+d),r	11111101 01110 r	d		Store r to (IY+d)				
D (nn),A	00110010 n	n		Store A to location nn				
D (nn),dd	11101101 01dd0011	n	n	Store register pair to loc'n nn				
D (nn),HL	00100010 n	n		Store HL to location nn				
D (nn),IX	11011101 00100010	n	n	Store IX to location nn				
D (nn),IY	11111101 00100010	n	n	Store IY to location nn				
D R,A	11101101 01001111			Load R with A				
D r,r'	01 r r'			Load r with r'				
D r,n	00 r 110 n			Load r with n				
D r,(HL)	01 r 110	•		Load r with (HL)				
D r,(IX+d)	11011101 01 r 110	d		Load r with (IX+d)				
D r,(IY+d)	11111101 01 r 110	d		Load rf with (IY+d)				
D SP,HiL	11111001		-	Load SP with HL				
D SP,IX	11011101 11111001	Ī		Load SP with IX				
D \$P,IY	11111101 11111001	j		Load SP with IY				
LDD	11101101 10101000]		Block load, f'ward, no repeat			•	
LDDR	11101101 10111000]		Block load, f'ward, repeat			0	
LDI	11101101 1010000			Block load, b'ward, no repeat			•	
LDIR	11101101 10110000			Block load b'ward, repeat			0	
NEG	11101101 01000100			Negate A (two's complement)	_		_	

Mnemonic	Format	Description	\$	z	P/V	C
NOP	00000000	No operation				
OR r	10110 r	A OR r to A	•	•	•	0
OR n	11110110 n	A OR n to A	•	•	•	0
OR (HL)	10110110	A OR (HL) to A	•	•	•	0
OR (IX+d)	11011101 10110110 d	A OR (IX+d) to A	•	•	•	0
OR (IY+d)	11111101 10110110 d	A OR (IY+d) to A	•	•	•	0
OTDR	11101101 10111011	Block output, b'ward, repeat	•	•	•	
OTIR	11101101 10110011	Block output, f'ward, repeat	•	•	•	
OUT (C),r	11101101 01 r 001	Output r to (C)				
OUT (n),A	11010011 n	Output A to port n				
OUTD	11101101 10101011	Block output, b'ward, no rpt	•	•	•	
OUTI	11101101 10100011	Block output, f'ward, no rpt	•	•	•	
POP IX	11011101 11100001	Pop IX from stack				
POP IY	11111101 11100001	Pop IY from stack				
POP qq	11qq0001	Pop qq from stack				
PUSH IX	11011101 11100101	Push IX onto stack				
PUSH IY	11111101 11100101	Push IY onto stack				
PUSH qq	11qq0101	Push qq onto stack				j
RE\$ b,r	11001011 10 b r	Reset bit b of r				
RES b,(HL)	11001011 10 b 110	Reset bit b of (HL)				
RES b,(IX+d)	11011101 11001011 d 10 b 110	Reset bit b of (IX+d)				
RES b,(IY+d)	11111101 11001011 d 10 b 110	Reset bit b of (IY+d)				
RET	11001001	Return from subroutine				
RET cc	11 c 000	Return from subroutine if cc				
RETI	11101101 01001101	Return from interrupt				
RETN	11101101 01000101	Return from non-maskable int				
RL r	11001011 00010 r	Rotate left thru carry r	•	•	•	•
RL (HL)	11001011 00010110	Rotate left thru carry (HL)	•	•	•	•
RL (IX+d)	11011101 11001011 d 00010110	Rotate left thru carry (IY+d)	•	•	•	•
RL (IY+d)	11010101 11001011 d 00000110	Rotate left thru carry (IY+d)	•	•	•	•
RLA	00010111	Rotate A left thru carry				•
RLC r	11001011 00000 r	Rotate left circular r	•	•	•	•
RLC (HL)	11001011 00000110	Rotate left circular (HL)	•	•	•	•
RLÇ (IX+d)	11011101 11001011 d 00000110	Rotate left circular (IX+d)	•	•	•	•
RLC (IY+d)	11111101 11001011 d 00000110	Rotate left circular (IY+d)	•	•	•	•
RLCA	00000111	Rotate left circular A				•
RLD	11101101 01101111	Rotate bcd digit left (HL)	•	•	•	
RR r	11001011 00011 r	Rotate right thru carry r	•	•	•	•
RR (HL)	11001011 00011110	Rotate right thru carry (HL)	•	•	•	•
RR (IX+d)	11011101 11001011 d 00011110	Rotate right thru cy (IX+d)	•	•	•	•
RR (IY+d)	00011110 11001011 d 00011110	Rotate left thru cy (IY+d)	•	•	•	•
RRA	00011111	Rotate A right thru carry				•
RRC r	11001011 00001 r	Rotate r right circular	•	•	•	•
RRC (HL)	11001011 00001110	Rotate (HL) right circular	•	•	•	•
RRC (IX+d)	11011101 11001011 d 00001110	Rotate (IX+d) right circular	•	•	•	•

Mnemonic		Form	nt		Description	s	z	P/V	С
RRC (IY+d)	11111101	11001011	d	00001110	Rotate (IY + d) right circular	•	•	•	•
RRCA	00001111	<u> </u>		 	Rotate A right circular				•
RRD	11101101	01100111			Rotate bcd digit right (HL)	•	•	•	
RST p	11 t 110]			Restart to location p				
SBC A,r	10011 r	i			A-r-CY to A	•	•	•	•
SBC A,n	11011110	n			A-n-CY to A	•	•	•	•
SBC A,(HL)	10011110	i			A-(HL)-CY to A	•	•	•	•
SBC A,(IX+d)	11011101	10011110	d	}	A-(IX + d)-CY to A	•	•	•	•
SBC A,(IY+d)	11111101	10011110	d	j	A-(IY+d)-CY to A	•	•	•	•
SBC HL,ss	11101101	01ss0010	-	•	HL-ss-CY to HL	•	•	•	•
SCF	00110111				Set carry flag				1
SET b,(HL)	11001011	11 Ь 110			Set bit b of (HL)				
SET b,(IX+d)	11011101	11001011	d	11 b 110	Set bit b of (IX+d)				
SET b,(IY+d)	11111101	11001011	d	11 b 110	Set bit b of (IY+d)				
SET b,r	11001011	11 b r			Set bit b of r				
SLA r	11001011	00100 r			Shift r left arithmetic	•	•	•	•
SLA (HL)	11001011	00100110			Shift (HL) left arithmetic	•	•	•	•
SLA (IX+d)	11011101	11001011	d	00100110	Shift (IX + d) left arithmetic	•	•	•	•
SLA (IY+d)	11111101	11001011	В	00100110	Shift (IY+d) left arithmetic	•	•	•	•
SRA r	11001011	00101 r]		Shift r right arithmetic	•	•	•	•
SRA (HL)	11001011	00101110]		Shift (HL) right arithmetic	•	•	•	•
SRA IX+d)	11011101	11001011	d	00101110	Shift (IX + d) right arithmetic	•	,•	•	•
SRA (IY+d)	11111101	11001011	d	00101110	Shift (IY+d) right arithmetic	•	•	•	•
SRL r	11001011	00111 r			Shift r right logical	•	•	•	•
SRL (HL)	11001011	00111110]		Shift (HL) right arithmetic	•	•	•	•
SRL (IX+d)	11011101	11001011	ď	00111110	Shift (IX + d) right arithmetic	•	•	•	•
SRL (IY+d)	11111101	11001011	d	00111110	Shift (IY+d) right arithmetic	•	•	•	•
SUB r	10010 r]			A-r to A	•	•	•	•
SUB n	11010110	n]		A-n to A	•	•	•	• _
SUB (HL)	10010110]			A-(HL) to A	•	•	•	•
SUB (IX+d)	11011101	10010110	q]	A-(IX + d) to A	•	•	• .	•
SUB (IY+d)	11111101	10010110	d]	A-(IY+d) to A	•	•	•	•
XOR r	10101 r	<u> </u>			A EXCLUSIVE OR r to A	•	•	•	0
XOR n	11101110	. n			A EXCLUSIVE OR n to A	•	•	•	0
XOR (HL)	10101110]		_	A EXCLUSIVE OR (HL) to A	•	•	•	.0
XOR (IX+d)	11011101	10101110	d]	A EXCLUSIVE OR (IX+d) to A	•	•	•	0
XOR (IY+d)	11111101	10101110	d]	A EXCLUSIVE OR (IY+d) to A	•	•	•	0
			Key:	Instruction Fie	Ids: b bit field 0-7 c condition field $0 = NZ$, $1 = Z$, 2	=NC, 3=(5	ě	

Condition Codes: = affected 0 = reset 1 = set


- d indexing displacement + 127 to 128
- dd register pair: 0=BC, 1=DE, 2=HL, 3=SP
- e relative jump displacement + 127 to 128 n immediate or address value
- pp register pair: 0=BC, 1=DE, 2=IX, 3=SP qq register pair: 0=BC, 1=DE, 2=IY, 3=SP
- r register: 0=8, 1=C, 2=D, 3=E, 4=H, 5=L, 7=A
 r' register: same as r
- ss register pair: 0=BC, 1=DE, 2=HL, 3=SP
- RST field: Location = t*8

⁼ unaffected

condition field 0=NZ, 1=2, 2-130, 4=PO, 5=PE, 6=P, 7=M

APPENDIX F


EZ-80 PC Board Layout



Notes:

1. Pin numbers may differ slightly with schematics shown in this book, especially in output and input line logic.

2. PC board artwork designed for double-sided board without plated through holes. Solder all pads on component side and all pads on reverse side to complete connections between traces on both sides of board.



1. Pin numbers may differ slightly with schematics shown in this book, especially in output and input line logic.

2. PC board artwork designed for double-sided board without plated through holes. Solder all pads on component side and all pads on reverse side to complete connections between traces on both sides of board.

Index

A	Construction of EZ-80-cont	EZ-80
. 11	microcomputer	applications
Addressing and formats, Z-80 assembly language,	power supply	area, 78-79 programs, 109-125
50-58	construction, 69-71 /microcomputer board testing,	applications hardware devices,
memory, 28-30	71-74	123-125
Alternatives to flashy panels, 77-78	wire-wrapping the board, 61-69	blink subroutine, 121
Applications programs, EZ-80, 109-125	checking connection, 67-69	branch subroutine, 121
blink subroutine, 121	final connections, 69	Common Area program, 109-110
branch subroutine, 121 Common Area program, 109-110	mounting sockets and parts, 63-65 tools, 62-63	common variables, 110 conversion subroutines, 120
common variables, 110	wrapping sockets, 65-67	delay subroutines, 120-121
conversion subroutines, 120	wiring pe board, 69	general use of subroutines, 121
delay subroutines, 120-121	programmer, 84-87	initialization subroutine, 110
general use of subroutines, 121	Control applications, other EZ-80,	keyboard subroutines, 120
hardware devices, 123-125 initialization subroutine, 110	182-183 Conversion	memory mapping, 109 NMI interrupt handler, 110-120
keyboard subroutines, 120	subroutines, EZ-80 applications	relocation of programs, 121-122
memory mapping, 109	programs, 120	structure of, 121
NMI interrupt handler, 110-120	tables, 193-194	subroutine vectors, 110
relocation of programs, 121-122	Cpu	using several at once, 122
structure of, 121 using several at once, 122	EZ-80, 11-13 section, EZ-80, 19-27	component parts, 11-18 binary notation, 13
Arithmetic	architecture of Z-80, 19-23	cpu, 11-13
and logic unit (alu), 19	general characteristics of Z-80, 19	EPROM memory, 14-15
instructions, Z-80 assembly language,	input and output signals of Z-80,	input/output, 15
43-45	23-27	logic diagram, 16-18
Assembling the program, 56-58	Cycles, instruction, 25	memory, 13 RAM memory, 15
В	D	software, 15
Binary	Data	diagnostic program, 91-105
operations, 189-190	in memory, 13	bringing up the EZ-80, 101
notation, EZ-80, 13	to and from memory, 30-31	catastrophe, 101-102
Bit addressing, Z-80 assembly language, 54	Delay subroutine, EZ-80 applications programs, 120-121	clock frequency/NMI test, 104 Diagnostic programming, 91
definition, 13	Description of EZ-80 programmer, 84	initialization, 102
set, reset, and test, Z-80 instructions,	Destination register, 41	input lines test, 104
48-49	Diagnostic program for EZ-80, 91-105	keyboard scan, 104
Blink subroutine, EZ-80 applications	bringing up the EZ-80, 101	LED digit sequencing, 102
programs, 121 Blue sky projects, 182-186	catastrophe, 101-102 clock frequency/NMI test, 104	NMI interrupt processing, 103-104 output lines test, 104
Branch subroutine, EZ-80 applications	diagnostic programming, 91	RAM memory tests, 102-103
programs, 121	EZ-80 Diagnostic, 104-105	panel, 77
Bringing up the EZ-80, 101	initialization, 102	pe board layout, 202-205
Burglar Alarm, 135-138 BUSAK signal, 26	input lines test, 104	programmer, description of, 84
Buses, data and address, 25	keyboard scan, 104 LED digit sequencing, 102	F
BUSRQ signal, 26	NMI interrupt processing, 103-104	Field, register, 51
Byte, 13	output lines test, 104	Flags register, 21
.	RAM memory tests, 102-103	Frequency Counter/Tachometer, 158-162
Catastrophe, EZ-80 Diagnostic, 101-102	Distributed processing, 183-185 Distributor EPROM programming, 80-81	Н
Clock frequency		HALT signal, 26
EZ-80 cpu, 12	E	Hexadecimal
/NMI test, EZ-80 Diagnostic, 104	8255 PPI, i/o section, 34-36	form (hex), 28
Code, instruction, 13 Combination Lock, 131-134	EPROM memory, EZ-80, 14-15 EPROMs, programming, 80-90	operations, 191
Common	construction of EZ-80 programmer,	l l
Area program, EZ-80 applications,	84-87	Immediate
109-110	computer store, 81	addressing, Z-80 assembly language,
-cathode LED, 37 variables, EZ-80 applications programs,	distributor, 80-81 description of EZ-80 programmer, 84	50-51 load, 42
110	erasing the EPROMs, 90	Implied addressing, Z-80 assembly
Computer store EPROM programming, 81	on a personal computer system, 81-82	language, 50
Construction of EZ-80	operating the programmer, 89-90	Indexed addressing, Z-80 assembly
microcomputer, 61-79 alternatives to flashy panels, 77-78	programmer checkout, 87-89 simole EPROM programmer, 89-90	language, 53-54 Indexing, 21
applications area, 78-79	2758 versus 2716, 80	Indexing, 21 Initialization
keyboard, 74-75	Erasing EPROMs, 90	EZ-80 Diagnostic, 102
LED display, 75-77	Extended addressing, Z-80 assembly	subroutine, EZ-80 applications
panel, 77	language, 52	programs, 110

Input	NMI-cont	Software, EZ-80, 15
lines	interrupt	Source register, 41
i/o section, 40 test, EZ-80 Diagnostic, 104	processing, EZ-80 Diagnostic, 103-104	Subroutine vectors, EZ-80 applications
/output, EZ-80, 15	NMI signal, 27	programs, 110 Support circuitry, 19
Instruction set EZ-80 cpu, 11	0	Stack
Z-80, 195-196	Operating EPROM programmer, 89-90	operations, Z-80, 47-48 pointer, 23
Intelligent controller applications, 185-186	Operation	Structure, EZ-80 applications programs,
Interrupt, NMI, 12 INT signal, 26	code, 42 code listings, Z-8 0, 197-201	121
I/o	Output lines	Т
operations, EZ-80, 49 section, 34-40	i/o section, 39-40 test, EZ-80 Diagnostic, 104	Telephone Dialer, 152-157 Timer, 163-168
8255 PPI, 34-36	test, EL-00 Diagnostic, 104	TTL compatible, 23
LED display, 37-38 keyboard, 38-39	Р	2758
input lines, 40	Page 0 addressing, Z-80 assembly	programming, 33 versus, 6810, 32-33
output lines, 40	language, 52-53	versus 2716, 80
IORQ signal, 26	Pairs, register, 20 Period, EZ-80 clock frequency, 12	U
J	Personal computer system, EPROM	Unwrapping, wire, 63
Jumps, calls and returns, Z-80, 45-47	programming, 81-82 Positional notation, 13	Using Z-80 instruction set, 54
K	Power supply, EZ-80	v
Keyboard construction, EZ-80, 74-75	construction, 69-71	V
i/o section, 38-39	/microcomputer board testing, 71-74 Primed registers, 21	Volatile memory, 15
scan, EZ-80 Diagnostic, 104	Printed-circuit board layout, EZ-80,	w
subroutines, EZ-80 applications programs, 120	202-205 Program counter, 22-23	WAIT signal, 26
1	Programmer	Wire-wrapping EZ-80 microcomputer
LED	checkout, EPROM, 88-89 operating, EPROM, 89-90	board, 61-69 checking connections, 67-69
digit sequencing, EZ-80 Diagnostic,	Programming the EPROMs, 33, 80-90	final connections, 69
102 display	computer store programming, 81	mounting sockets and parts, 63-65
EZ-80, 75-77	construction of EZ-80 programmer, 84-87	tools, 62-63 wrapping sockets, 65-67
i/o section, 37-38	description of EZ-80 programmer, 84	Wiring EZ-80 microcomputer pc board,
Load instructions, Z-80 assembly language, 41-43	distributor programming, 80-81 erasing the EPROMs, 90	WR signal, 26
Location, memory, 13	on a personal computer system, 81-82	
Logical instructions, Z-80 assembly language, 45	operating the programmer, 89-90 programmer checkout, 88-89	Z-80
Logic diagram, EZ-80, 16-18	simple EPROM programmer, 82-84	assembly language
M	2758 programming, 33	addressing and formats, 50-58 addressing modes, 50
Map, EZ-80 memory, 28	versus 2716, 80	assembling the program, 56-58
Memory EZ-80, 13	Programs, EZ-80, 12	bit addressing, 54
mapping, EZ-80 applications programs,	n	extended addressing, 52 immediate addressing, 50-51
109 section, 28-33	R	implied addressing, 50
addressing memory, 28-30	RAM memory, EZ-80, 15	indexed addressing, 53-54 page 0 addressing, 52-53
data to and from memory, 30-31 EZ-80 memory map, 28	<u>tests, EZ-80 Diagnostic, 102-103</u>	problem, 54-55
programming the 2758, 33	RD signal, 25-26 Read	relative addressing, 53 register addressing, 51
6810 versus 2758, 32-33	and write cycles, Z-80, 31-32	register indirect addressing, 51-52
Z-80, 31-32 Microcomputer Educator, 126-130	/write memory (RAM), 15 Register	using Z-80 instruction set, 54 general characteristics, 19
operating instructions, 126-130	addressing, Z-80 assembly language, 51	architecture of, 19-23
theory of operation, 130 Mnemonic, 41	definition, 19 indirect addressing, Z-80 assembly	input and output signals, 23-27 instruction
Mode control byte, PPI, 36	language, 51-52	execution, 32
Modes, addressing, Z-80 assembly language, 50	Relative addressing, Z-80 assembly language, 53	set, 195-196
Morse Code	Relocation of programs, EZ-80	types, 41-49 arithmetic, 43-45
Generator, 139-145 Sender, 146-151	applications, 121-122 RESET signal, 26	bit set, reset, and test, 48-49
MREQ signal, 26	RFSH signal, 26	i/o operations, 49 jumps, calls, and returns, 45-47
Multivibrator clock circuit, 24	Rotates and shifts, Z-80 instructions, 48	load instructions, 41-43
Music synthesizer, 169-181		logical instructions, 45 miscellaneous instructions, 49
, N	S	rotates and shifts, 48
NMI interrupt	Scanning, keyboard, 39 Signed numbers, 44	stack operations, 47-48 where do we begin, 41
handler, EZ-80 applications	Simple EPROM programmer, 82-84	operation code listings, 197-201
programs, 110-120	6810 versus 2758, 32-33	read and write cycles, 31-32